TMS320LF2401A_09 Datasheet, PDF (23/88 Pages) Texas Instruments – DSP CONTROLLERS

device reset and interrupts (continued)
PDPINTA
XINT1
ADCINT
RXINT
TXINT
XINT2
PIE
Level 1
IRQ GEN
CMP1INT
CMP2INT
CMP3INT
T1PINT
T1CINT
T1UFINT
T1OFINT
Level 2
IRQ GEN
T2PINT
T2CINT
T2UFINT
T2OFINT
Level 3
IRQ GEN
CAP1INT
Level 4
IRQ GEN
TMS320LF2401A, TMS320LC2401A
DSP CONTROLLERS
SPRS161K − MARCH 2001 − REVISED JULY 2007
IMR
IFR
INT1
INT2
CPU
INT3
INT4
RXINT
TXINT
Level 5
IRQ GEN
INT5
XINT1
ADCINT
XINT2
Level 6
IRQ GEN
PIVR & Logic
PIRQR#
PIACK#
INT6
IACK
Data Bus Addr Bus
Interrupt from external interrupt pin. The remaining interrupts are internal to the peripherals.
Figure 12. Peripheral Interrupt Expansion (PIE) Module Block Diagram for Hardware-Generated Interrupts
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
23