THS12082 Datasheet, PDF (23/38 Pages) Texas Instruments – 12-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTERS

THS12082
12-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTERS
SLAS271 – MAY 2000
timing and signal description of the THS12082 (continued)
write timing (using R/W, CS0-controlled)
Figure 12 shows the write-timing behavior when the WR(R/W) input is programmed as a combined read-write
input R/W. The RD input has to be tied to high-level in this configuration. This timing is called CS0-controlled
because CS0 is the last external signal of CS0, CS1, and R/W which becomes valid.
tw(CS)
CS0
10%
10%
90%
CS1
tsu(R/W)
ÎÎÎÎÎÎÎÎ ^WR
ÎÎÎÎÎÎ ^th(R/W)
RD
tsu
th
D(0–11)
90%
90%
DATA_AVÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌ
Figure 12. Write Timing Diagram Using R/W (CS0-controlled)
write timing parameter (CSO-controlled)^†
PARAMETER
tsu(R/W)
tsu
th
th(R/W)
tw(CS)
† _{CS = CSO}
Setup time, R/W stable to last CS valid
Setup time, data valid to first CS invalid
Hold time, first CS invalid to data invalid
Hold time, first CS invalid to R/W change
Pulse duration, CS active
MIN TYP MAX UNIT
0
ns
5
ns
2
ns
5
ns
10
ns
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
23