English
Language : 

THS1031CPW Datasheet, PDF (23/41 Pages) Texas Instruments – 3-V TO 5.5-V, 10-BIT, 30 MSPS CMOS ANALOG-TO-DIGITAL CONVERTER
THS1031
3-V TO 5.5-V, 10-BIT, 30 MSPS
CMOS ANALOG-TO-DIGITAL CONVERTER
SLAS242E – NOVEMBER 1999 – REVISED MARCH 2002
PRINCIPLES OF OPERATION
operating configuration examples (continued)
In Figure 25, the input signal is differential, so Mode = AVDD/2 (differential mode) is set to allow the inverse signal
to be applied to REFTS and REFBS. The differential input goes from – 0.8 V to 0.8 V, giving a total input signal
span of 1.6 V. Using a PGA gain of 1, REFTF – REFBF should therefore, equal 1.6 V. REFSENSE is connected
to resistors RA and RB (external divider mode) to make VREF = 1.6 V, that is RA/RB = 0.6 (see Figure 22).
1.4 V
AIN+ 1 V
0.6 V
AVDD
2
AIN
MODE
1.4 V
AIN– 1 V
0.6 V
REFTS
VREF = 1.6 V
REFBS
RA
0.1 µF
REFSENSE
REFTF
RB
0.1 µF
10 µF
0.1 µF
REFBF
Figure 25. Differential Operation
Figure 26 shows a center span configuration for an input waveform swinging between 0.2 and 1.9 V. Pins
REFTS and REFBS are connected to a voltage source of 1.05 V, equal to the mid-scale of the input waveform.
With the PGA gain set to its default value of 1, REFTF – REFBF should be set equal to the span of the input
waveform, 1.7 V, so VREF is connected to an external source of 1.7 V. REFSENSE must be connected to AVDD
to disable the ORG output to VREF (see Figure 23) to allow this external source to be applied.
1.9 V
1.05 V
0.2 V
DC SOURCE = 1.05 V
AVDD AVDD
2
AIN
MODE
REFSENSE
REFTS
REFBS
0.1 µF
REFTF
VREF
DC SOURCE = 1.7 V
0.1 µF
10 µF 0.1 µF
REFBF
Figure 26. Center Span Operation
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
23