TMS320DM6443_07 Datasheet, PDF (205/221 Pages) Texas Instruments – Digital Media System-on-Chip

www.ti.com
TMS320DM6443
Digital Media System-on-Chip
SPRS282E – DECEMBER 2005 – REVISED MARCH 2007
Table 6-89. Timing Requirements for EMAC MII Receive 10/100 Mbit/s (see Figure 6-66) (continued)
NO.
2 t_{h(MRCLKH-MRXD)}
Hold time, receive selected signals valid after MRCLK high
-594
MIN MAX
8
UNIT
ns
1
2
MRCLK (Input)
MRXD3−MRXD0,
MRXDV, MRXER (Inputs)
Figure 6-66. EMAC Receive Interface Timing
Table 6-90. Switching Characteristics Over Recommended Operating Conditions for EMAC MII Transmit
10/100 Mbit/s⁽¹⁾ (see Figure 6-67)
NO.
1 t_{d(MTCLKH-MTXD)}
Delay time, MTCLK high to transmit selected signals valid
(1) Transmit selected signals include: MTXD3-MTXD0, and MTXEN.
1
MTCLK (Input)
-594
MIN MAX
5
25
UNIT
ns
MTXD3−MTXD0,
MTXEN (Outputs)
Figure 6-67. EMAC Transmit Interface Timing
Submit Documentation Feedback
Peripheral and Electrical Specifications 205