TMS320C6424_1 Datasheet, PDF (141/245 Pages) Texas Instruments – Fixed-Point Digital Signal Processor

www.ti.com
HEX ADDRESS RANGE
0x01C4 1A34
0x01C4 1A38
0x01C4 1A3C
0x01C4 1A40
0x01C4 1A44
0x01C4 1A48
0x01C4 1A4C
0x01C4 1A50
0x01C4 1A54
0x01C4 1A58
0x01C4 1A5C
0x01C4 1A60
0x01C4 1A64
0x01C4 1A68
0x01C4 1A6C
0x01C4 1A70
0x01C4 1A74 - 0x01C4 1A9B
0x01C4 1A9C
0x01C4 1AA0
0x01C4 1AA4 - 0x01C4 1FFF
TMS320C6424
Fixed-Point Digital Signal Processor
SPRS347B – MARCH 2007 – REVISED NOVEMBER 2007
Table 6-5. PSC Register Memory Map (continued)
REGISTER
ACRONYM
MDCTL13
MDCTL14
MDCTL15
MDCTL16
MDCTL17
MDCTL18
MDCTL19
MDCTL20
-
-
MDCTL23
MDCTL24
MDCTL25
MDCTL26
MDCTL27
MDCTL28
-
MDCTL39
-
-
DESCRIPTION
Module Control 13 Register (DDR2)
Module Control 14 Register (EMIFA)
Module Control 15 Register (PCI)
Module Control 16 Register (McBSP0)
Module Control 17 Register (McBSP1)
Module Control 18 Register (I2C)
Module Control 19 Register (UART0)
Module Control 20 Register (UART1)
Reserved
Reserved
Module Control 23 Register (PWM0)
Module Control 24 Register (PWM1)
Module Control 25 Register (PWM2)
Module Control 26 Register (GPIO)
Module Control 27 Register (TIMER0)
Module Control 28 Register (TIMER1)
Reserved
Module Control 39 Register (C64x+ CPU)
Reserved
Reserved
6.4 Enhanced Direct Memory Access (EDMA3) Controller
The EDMA controller handles all data transfers between memories and the device slave peripherals on
the C6424 device. These data transfers include cache servicing, non-cacheable memory accesses,
user-programmed data transfers, and host accesses. These are summarized as follows:
• Transfer to/from on-chip memories
– DSP L1D memory
– DSP L2 memory
• Transfer to/from external storage
– DDR2 SDRAM
– NAND flash
– Asynchronous EMIF (EMIFA)
• Transfer to/from peripherals/hosts
– VLYNQ
– HPI
– McBSP0/1
– McASP0
– PWM
– UART0/1
– PCI
The EDMA supports two addressing modes: constant addressing and increment addressing. On the
C6424, constant addressing mode is not supported by any peripheral or internal memory. For more
information on these two addressing modes, see the TMS320C642x DSP Enhanced DMA (EDMA)
Controller User's Guide (literature number SPRUEM5).
Submit Documentation Feedback
Peripheral Information and Electrical Specifications 141