English
Language : 

DAC8550_15 Datasheet, PDF (13/28 Pages) Texas Instruments – 16-BIT, ULTRA-LOW GLITCH, VOLTAGE OUTPUT DIGITAL-TO-ANALOG CONVERTER
DAC8550
www.ti.com
SLAS476E – MARCH 2006 – REVISED MARCH 2012
TYPICAL CHARACTERISTICS: VDD = 2.7 V (continued)
At TA = +25°C, unless otherwise noted.
FULL-SCALE SETTLING TIME: 2.7V FALLING EDGE
HALF-SCALE SETTLING TIME: 2.7V RISING EDGE
Falling
Edge
0.5V/div
Trigger Pulse 2.7V/div
VDD = 2.7V
VREF = 2.5V
From Code: FFFF
To Code: 0000
Zoomed Falling Edge
1mV/div
Time (2ms/div)
Figure 36.
Trigger Pulse 2.7V/div
Rising
Edge
0.5V/div
VDD = 2.7V
VREF = 2.5V
From Code: 4000
To Code: CFFF
Zoomed Rising Edge
1mV/div
Time (2ms/div)
Figure 37.
HALF-SCALE SETTLING TIME: 2.7V FALLING EDGE
Trigger Pulse 2.7V/div
VDD = 2.7V
VREF = 2.5V
From Code: CFFF
To Code: 4000
GLITCH ENERGY: 2.7V, 1LSB STEP, RISING EDGE
Falling
Edge
0.5V/div
Zoomed Falling Edge
1mV/div
Time (2ms/div)
Figure 38.
GLITCH ENERGY: 2.7V, 1LSB STEP, FALLING EDGE
VDD = 2.7V
VREF = 2.5V
From Code: 7FFF
To Code: 8000
Glitch: 0.08nV-s
Time (400ns/div)
Figure 39.
GLITCH ENERGY: 2.7V, 16LSB STEP, RISING EDGE
VDD = 2.7V
VREF = 2.5V
From Code: 8000
To Code: 7FFF
Glitch: 0.16nV-s
Measured Worst Case
Time (400ns/div)
Figure 40.
VDD = 2.7V
VREF = 2.5V
From Code: 8000
To Code: 8010
Glitch: 0.04nV-s
Time (400ns/div)
Figure 41.
Copyright © 2006–2012, Texas Instruments Incorporated
Product Folder Link(s): DAC8550
Submit Documentation Feedback
13