AM1802_15 Datasheet, PDF (11/182 Pages) Texas Instruments – AM1802 ARM® Microprocessor

www.ti.com
AM1802
SPRS710E – NOVEMBER 2010 – REVISED MARCH 2014
3.5 Pin Assignments
Extensive use of pin multiplexing is used to accommodate the largest number of peripheral functions in
the smallest possible package. Pin multiplexing is controlled using a combination of hardware
configuration at device reset and software programmable register settings.
3.5.1 Pin Map (Bottom View)
The following graphics show the bottom view of the ZCE and ZWT package pin assignments in four
quadrants (A, B, C, and D). The pin assignments for both packages are identical.
1
2
3
4
5
6
7
8
9
10
W
GP7[8]
GP7[9]
GP7[10]
DDR_A[10]
DDR_A[6]
DDR_A[2]
DDR_CLKN
DDR_CLKP
DDR_RAS
DDR_D[15]
W
V
GP7[11]
GP7[12]
GP7[13]
DDR_A[12]
DDR_A[5]
DDR_A[3]
DDR_CKE
DDR_BA[0]
DDR_CS
DDR_D[13]
V
U
GP7[14]
GP7[15]
GP7[0]/
BOOT[0]
DDR_A[8]
DDR_A[4]
DDR_A[7]
DDR_A[0]
DDR_BA[2]
DDR_CAS
DDR_D[12]
U
GP7[1]/
T
BOOT[1]
GP7[2]/
BOOT[2]
GP7[3]/
BOOT[3]
DDR_A[11]
DDR_A[13]
DDR_A[9]
DDR_A[1]
DDR_WE
DDR_BA[1]
DDR_D[10]
T
GP7[4]/
R
BOOT[4]
GP7[5]/
BOOT[5]
GP7[6]/
BOOT[6]
DVDD3318_C
GP6[0]
DDR_VREF
DDR_DVDD18
DDR_DVDD18
DDR_DVDD18
DDR_DQM[1]
R
P
NC_P1
NC_P2
NC_P3
GP7[7]/
BOOT[7]
DVDD3318_C
DVDD3318_C
DDR_DVDD18
DDR_DVDD18
DDR_DVDD18
DDR_DVDD18
P
N
NC_N1
NC_N2
NC_N3
NC_N4
VSS
DDR_DVDD18
RVDD
CVDD
DDR_DVDD18
DDR_DVDD18
N
M
VSS
NC_M2
NC_M3
VSS
VSS
VSS
VSS
CVDD
CVDD
VSS
M
L
NC_L1
NC_L2
VSS
DVDD3318_C
VSS
DVDD18
VSS
VSS
VSS
VSS
L
K
VSS
VSS
GP6[3]
GP6[1]
DVDD18
CVDD
VSS
VSS
1
2
3
4
5
6
7
8
Figure 3-1. Pin Map (Quad A)
Copyright © 2010–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM1802
VSS
VSS
K
9
10
AB
DC
Device Overview
11