THC63LVD827 Datasheet, PDF (2/19 Pages) THine Electronics, Inc. – LOW POWER / SMALL PACKAGE / 24Bit COLOR LVDS TRANSMITTER

THC63LVD827_Rev.1.00_E
THC63LVD827
LOW POWER / SMALL PACKAGE / 24Bit COLOR LVDS TRANSMITTER
General Description
The THC63LVD827 transmitter is designed to support
pixel data transmission between Host and Flat Panel
Display and Dual Link transmission between Host and
Flat Panel Display up to 1080p/1920x1440 resolutions.
The THC63LVD827 converts 27bits (RGB 8 bits +
Hsync, Vsync, DE) of CMOS/TTL data into LVDS
(Low Voltage Differential Signaling) data stream. The
transmitter can be programmed for rising edge or falling
edge clocks through a dedicated pin.
For dual LVDS out, LVDS clock frequency of
87MHz, 51bits of RGB data are transmitted at an effec-
tive rate of 609Mbps per LVDS channel.
For single LVDS out, LVDS clock frequency of
174MHz, 27bits of RGB data are transmitted at an
effective rate of 1218Mbps per LVDS channel.
21bits (RGB 6 bits + Hsync, Vsync, DE) mode is also
selectable for 6bit color transmission with lower power.
Block Diagram
Features
• Low power 1.8V CMOS design
• 7mm x 7mm/72pin/0.65mm pitch/TFBGA package
applicable to non-HDI PCB.
• Wide dot clock range, 10-174MHz, suited for
TV Signal: up to 1080p(74.25MHz dual)
PC Signal: up to 1920x1440(86MHz dual)
• Supports 1.8V single power supply
• 1.8V/2.5V/3.3V TTL/CMOS inputs are supported
by setting IOVCC=1.8V/2.5V/3.3V
• LVDS swing reducible by RS-pin to reduce both
EMI and power consumption
• PLL requires No external components
• Flexible Input/Output mode
1. Single in / Dual LVDS out
2. Single in / Single LVDS out
3. Double edge Single in / Dual LVDS out
• 2 LVDS data mapping to simplify PCB layout
• Power down mode
• Input clock triggering edge selectable by R/F pin
• 6bit / 8bit modes selectable by 6B/8B pin
TTL/CMOS Inputs
R1[7:0]
G1[7:0]
24
28
B1[7:0]
HSYNC
VSYNC
3
DE
R/F
RS
MAP
MODE
O/E
DDRN
/PDWN
PRBS
6B/8B
TRANSMITTER CLOCK IN
10 to 174MHz
(Single in /Dual out : 20 to 174MHz)
Copyright©2012 THine Electronics, Inc.
28
PLL
1/18
TA1 +/-
TB1 +/-
TC1 +/-
TD1 +/-
TA2 +/-
TB2 +/-
TC2 +/-
TD2 +/-
LVDS Outputs
1st Link
LVDS Outputs
2nd Link
TCLK1 +/-
TCLK2 +/-
10 to 174MHz
THine Electronics, Inc.