STD9N40M2 Datasheet, PDF (7/16 Pages) STMicroelectronics – Low gate input resistance

STD9N40M2
Electrical characteristics
Figure 8. Capacitance variations
&
S)
*,3*6$
Figure 9. Output capacitance stored energy
(RVV
—-
*,3*6$




&LVV

&RVV


&UVV




 9'69
Figure 10. Normalized gate threshold voltage vs
temperature
9*6WK
QRUP

*,3*6$
,' —$





9'69
Figure 11. Normalized on-resistance vs
temperature
5'6RQ
QRUP

9*6 9
*,3*6$











  7-ƒ&
Figure 12. Normalized V_(BR)DSS vs temperature
9%5'66
QRUP

*,3*6$
,' P$






  7-ƒ&
Figure 13. Source-drain diode forward
characteristics
96'9

7- ƒ&
*,3*6$

7- ƒ&




7- ƒ&





  7-ƒ&







,6'$
DocID025752 Rev 2
7/16
16