LSM303DLHC Datasheet, PDF (32/43 Pages) STMicroelectronics – Ultra compact high performance e-compass 3D accelerometer and 3D magnetometer module

Register description
LSM303DLHC
Table 50.
AOI
6D
ZHIE
ZLIE
YHIE
YLIE
XHIE
XLIE
INT2_CFG_A description
AND/OR combination of interrupt events. Default value: 0
(see Table 51)
6-direction detection function enabled. Default value: 0 (refer to Table 51)
Enable interrupt generation on Z high event. Default value: 0
(0: disable interrupt request,
1: enable interrupt request on measured accel. value higher than preset threshold)
Enable interrupt generation on Z low event. Default value: 0
(0: disable interrupt request,
1: enable interrupt request on measured accel. value lower than preset threshold)
Enable interrupt generation on Y high event. Default value: 0
(0: disable interrupt request,
1: enable interrupt request on measured accel. value higher than preset threshold)
Enable interrupt generation on Y low event. Default value: 0
(0: disable interrupt request,
1: enable interrupt request on measured accel. value lower than preset threshold)
Enable interrupt generation on X high event. Default value: 0
(0: disable interrupt request,
1: enable interrupt request on measured accel. value higher than preset threshold)
Enable interrupt generation on X low event. Default value: 0
(0: disable interrupt request,
1: enable interrupt request on measured accel. value lower than preset threshold)
Table 51. Interrupt mode
AOI
6D
0
0
0
1
1
0
1
1
Interrupt mode
OR combination of interrupt events
6-direction movement recognition
AND combination of interrupt events
6-direction position recognition
7.1.19
Difference between AOI-6D = ‘01’ and AOI-6D = ‘11’.
AOI-6D = ‘01’ is movement recognition. An interrupt is generated when orientation moves
from unknown zone to known zone. The interrupt signal stays for a duration ODR.
AOI-6D = ‘11’ is direction recognition. An interrupt is generated when orientation is inside a
known zone. The interrupt signal stays until orientation is inside the zone.
INT2_SRC_A (35h)
Table 52. INT2_SRC_A register
0⁽¹⁾
IA
ZH
ZL
YH
YL
XH
XL
1. This bit must be set to ‘0’ for correct working of the device.
32/42
Doc ID 018771 Rev 1