|
STM8L052C6T6 Datasheet, PDF (27/102 Pages) STMicroelectronics – Value Line, 8-bit ultralow power MCU, 32-KB Flash, 256-byte data EEPROM, RTC, LCD, timers, USART, I2C, SPI, ADC | |||
|
◁ |
STM8L052C6
Pin description
Table 4.
Pin
number
Medium density value line STM8L05xxx pin description (continued)
Input
Output
Pin name
Default alternate function
48 PE7/LCD_SEG27
I/O TT(2) X X X HS X X Port E7 LCD segment 27
32 PF0/ADC1_IN24
I/O
X X X HS X X Port F0 ADC1_IN24
13 VLCD
S
LCD booster external capacitor
13 Reserved
10 VDD
S
11 VDDA
S
12 VREF+
S
9 VSS1/VSSA/VREF-
S
Reserved. Must be tied to VDD
Digital power supply
Analog supply voltage
ADC1 positive voltage reference
I/O ground / Analog ground voltage /
ADC1 negative voltage reference
39 VDD2
S
40 VSS2
S
1
PA0(6)/[USART1_CK](8)/
SWIM/BEEP/IR_TIM (7)
I/O
X
X(6)
X
HS
(7)
X
IOs supply voltage
IOs ground voltage
[USART1 synchronous
X
Port A0
clock](8) / SWIM input and
output /Beep output
/ Infrared Timer output
1. At power-up, the PA1/NRST pin is a reset input pin with pull-up. To be used as a general purpose pin (PA1), it can be
configured only as output open-drain or push-pull, not as a general purpose input. Refer to Section Configuring NRST/PA1
pin as general purpose output in the STM8L15x and STM8L16x reference manual (RM0031).
2. In the 3.6 V tolerant I/Os, protection diode to VDD is not implemented.
3. In the 5 V tolerant I/Os, protection diode to VDD is not implemented.
4. A pull-up is applied to PB0 and PB4 during the reset phase. These two pins are input floating after reset release.
5. In the open-drain output column, âTâ defines a true open-drain I/O (P-buffer, weak pull-up and protection diode to VDD are
not implemented).
6. The PA0 pin is in input pull-up during the reset phase and after reset release.
7. High Sink LED driver capability available on PA0.
8. [ ] Alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not
aduplication of the function).
Note:
The slope control of all GPIO pins, except true open drain pins, can be programmed. By
default, the slope control is limited to 2 MHz.
Doc ID 023331 Rev 1
27/102
|
▷ |