M50FLW040A_06 Datasheet, PDF (19/64 Pages) STMicroelectronics – 4-Mbit (5 × 64 Kbyte blocks + 3 × 16 × 4 Kbyte sectors) 3-V supply Firmware Hub / low-pin count Flash memory

M50FLW040A, M50FLW040B
Bus operations
3.1.2
3.1.3
3.1.4
3.1.5
3.1.6
Bus Write
Bus Write operations are used to write to the Command Interface or Firmware Hub/Low Pin
Count Registers. A valid Bus Write operation starts on the rising edge of the Clock signal
when Input Communication Frame, FWH4/LFRAME, is Low, V_IL, and the correct Start cycle
is present on FWH0/LAD0-FWH3/LAD3. On subsequent Clock cycles the Host will send to
the memory:
● ID Select, Address, other control bits, Data0-Data3 and Data4-Data7 on FWH0-FWH3
in FWH mode.
● Cycle Type + Dir, Address, other control bits, Data0-Data3 and Data4-Data7 on LAD0-
LAD3.
The device responds by outputting Sync data until the wait states have elapsed.
See Table 7 and Table 9, and Figure 7 and Figure 9, for a description of the Field definitions
for each clock cycle of the transfer. See Table 26, and Figure 14, for details on the timings of
the signals.
Bus Abort
The Bus Abort operation can be used to abort the current bus operation immediately. A Bus
Abort occurs when FWH4/LFRAME is driven Low, V_IL, during the bus operation. The device
puts the Input/Output Communication pins, FWH0/LAD0-FWH3/LAD3, to high impedance.
Note that, during a Bus Write operation, the Command Interface starts executing the
command as soon as the data is fully received. A Bus Abort during the final TAR cycles is
not guaranteed to abort the command. The bus, however, will be released immediately.
Standby
When FWH4/LFRAME is High, V_IH, the device is put into Standby mode, where
FWH0/LAD0-FWH3/LAD3 are put into a high-impedance state and the Supply Current is
reduced to the Standby level, I_CC1.
Reset
During the Reset mode, all internal circuits are switched off, the device is deselected, and
the outputs are put to high-impedance. The device is in the Reset mode when Interface
Reset, RP, or CPU Reset, INIT, is driven Low, V_IL. RP or INIT must be held Low, V_IL, for
t_PLPH. The memory reverts to the Read mode upon return from the Reset mode, and the
Lock Registers return to their default states regardless of their states before Reset. If RP or
INIT goes Low, V_IL, during a Program or Erase operation, the operation is aborted and the
affected memory cells no longer contain valid data. The device can take up to t_PLRH to abort
a Program or Erase operation.
Block Protection
Block Protection can be forced using the signals Top Block Lock, TBL, and Write Protect,
WP, regardless of the state of the Lock Registers.
19/64