STM32F437XX Datasheet, PDF (177/240 Pages) STMicroelectronics – ARM Cortex-M4 32b MCU+FPU, 225DMIPS, up to 2MB Flash/256+4KB RAM, crypto, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 20 comm. interfaces, camera&LCD-TFT

STM32F437xx and STM32F439xx
Electrical characteristics
Figure 59. Synchronous multiplexed NOR/PSRAM read timings
TW#,+
TW#,+
"53452.
&-#?#,+
&-#?.%X
T _{D#,+, .!$6,}
$ATALATENCY
TD#,+, .%X,
TD#,+, .!$6(
TD#,+( .%X(
&-#?.!$6
&-#?!;=
TD#,+, !6
TD#,+, ./%,
TD#,+( !)6
TD#,+( ./%(
&-#?./%
TD#,+, !$6
&-#?!$;=
&-#?.7!)4
7!)4#&'B
7!)40/,B
&-#?.7!)4
7!)4#&'B
7!)40/,B
TD#,+, !$)6
TSU!$6 #,+(
!$;=
TSU.7!)46 #,+(
TH#,+( !$6
TSU!$6 #,+(
$
$
TH#,+( !$6
TH#,+( .7!)46
TSU.7!)46 #,+(
TH#,+( .7!)46
TSU.7!)46 #,+(
TH#,+( .7!)46
-36
Table 94. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾
Symbol
Parameter
Min
Max Unit
t_w(CLK)
FMC_CLK period
2T_HCLK − 1
-
ns
t_d(CLKL-NExL) FMC_CLK low to FMC_NEx low (x=0..2)
-
0
ns
t_{d(CLKH_NExH)} FMC_CLK high to FMC_NEx high (x= 0…2)
T_HCLK
-
ns
t_{d(CLKL-NADVL)} FMC_CLK low to FMC_NADV low
-
0
ns
t_{d(CLKL-NADVH)} FMC_CLK low to FMC_NADV high
0
-
ns
t_d(CLKL-AV) FMC_CLK low to FMC_Ax valid (x=16…25)
-
0
ns
t_d(CLKH-AIV) FMC_CLK high to FMC_Ax invalid (x=16…25)
0
-
ns
t_d(CLKL-NOEL) FMC_CLK low to FMC_NOE low
-
T_HCLK+0.5 ns
t_d(CLKH-NOEH) FMC_CLK high to FMC_NOE high
T_HCLK − 0.5
-
ns
t_d(CLKL-ADV) FMC_CLK low to FMC_AD[15:0] valid
-
0.5
ns
t_d(CLKL-ADIV) FMC_CLK low to FMC_AD[15:0] invalid
0
-
ns
DocID024244 Rev 10
177/240
198