STM32F413XG Datasheet, PDF (161/207 Pages) STMicroelectronics – ARM-Cortex-M4 32b MCU+FPU, 125 DMIPS, up to 1.5MB Flash, 320KB RAM, USB OTG FS, 1 ADC, 2 DACs, 2 DFSDMs

STM32F413xG/H
Electrical characteristics
Figure 54. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms
)60&B1([
W_Z1(
)60&B12(
)60&B1:(
)60&B$>@
)60&B1%/>@
)60&B'>@
)60&B1$'9^
W_Y1:(B1(
W_Z1:(
T_V!?.%
T_V",?.%
W_Y'DWDB1(
W_Y1$'9B1(
W_Z1$'9
$GGUHVV
W_K$B1:(
W_K%/B1:(
1%/
W_K'DWDB1:(
'DWD
W_K1(B1:(
)60&B1:$,7
W_K1(B1:$,7
W_VX1:$,7B1(
06Y9
1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.
Table 89. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾⁽²⁾
Symbol
t_w(NE)
t_{v(NWE_NE)}
t_w(NWE)
t_{h(NE_NWE)}
t_{v(A_NE)}
t_{h(A_NWE)}
t_{v(BL_NE)}
t_{h(BL_NWE)}
t_{v(Data_NE)}
t_{h(Data_NWE)}
t_{v(NADV_NE)}
t_w(NADV)
Parameter
FSMC_NE low time
FSMC_NEx low to FSMC_NWE low
FSMC_NWE low time
FSMC_NWE high to FSMC_NE high hold time
FSMC_NEx low to FSMC_A valid
Address hold time after FSMC_NWE high
FSMC_NEx low to FSMC_BL valid
FSMC_BL hold time after FSMC_NWE high
Data to FSMC_NEx low to Data valid
Data hold time after FSMC_NWE high
FSMC_NEx low to FSMC_NADV low
FSMC_NADV low time
Min
3 * t_Hclk - 1
t_HCLK - 1
t_HCLK - 1.5
t_HCLK
-
t_HCLK - 0.5
-
t_HCLK - 0.5
-
t_HCLK
-
-
Max
3 * t_Hclk - 1
t_HCLK + 0.5
t_HCLK + 0.5
-
0
-
0.5
-
t_HCLK + 2.5
-
0
t_HCLK + 1
Unit
ns
DocID029162 Rev 2
161/207
174