 English |
|
|
|
|
|
|
|
| STM32L433XX Datasheet, PDF (153/225 Pages) STMicroelectronics – Ultra-low-power Arm® Cortex®-M4 32-bit MCU+FPU, 100DMIPS, up to 256KB Flash, 64KB SRAM, USB FS, LCD, ext. SMPS | |||
| |||
| ◁ |
STM32L433xx
Electrical characteristics
6.3.17 Analog-to-Digital converter characteristics
Note:
Unless otherwise specified, the parameters given in Table 75 are preliminary values derived
from tests performed under ambient temperature, fPCLK frequency and VDDA supply voltage
conditions summarized in Table 22: General operating conditions.
It is recommended to perform a calibration after each power-up.
Symbol
Table 75. ADC characteristics(1) (2)
Parameter
Conditions
Min
Typ
Max
Unit
VDDA
VREF+
VREF-
fADC
fs
fTRIG
VCMIN
VAIN (3)
RAIN
CADC
tSTAB
tCAL
Analog supply voltage
-
Positive reference voltage VDDA ⥠2 V
VDDA < 2 V
Negative reference
voltage
-
ADC clock frequency
Range 1
Range 2
Resolution = 12 bits
Sampling rate for FAST
channels
Resolution = 10 bits
Resolution = 8 bits
Resolution = 6 bits
Resolution = 12 bits
Sampling rate for SLOW Resolution = 10 bits
channels
Resolution = 8 bits
Resolution = 6 bits
fADC = 80 MHz
External trigger frequency Resolution = 12 bits
Resolution = 12 bits
Input common mode
Differential mode
Conversion voltage
range(2)
-
External input impedance
-
Internal sample and hold
capacitor
-
Power-up time
-
Calibration time
fADC = 80 MHz
-
1.62
2
-
-
-
-
-
-
-
-
-
-
-
-
VDDA
VSSA
-
-
-
-
-
-
-
-
-
-
3.6
VDDA
80
26
5.33
6.15
7.27
8.88
4.21
4.71
5.33
6.15
V
V
V
V
MHz
Msps
-
-
5.33
MHz
-
-
15
(VREF++
VREF-)/2
- 0.18
(VREF++
VREF-)/2
(VREF++
VREF-)/2
+ 0.18
1/fADC
V
0
-
VREF+
V
-
-
50
kâ¦
-
5
-
pF
1
conversion
cycle
1.45
µs
116
1/fADC
DocID028794 Rev 3
153/225
193
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese