|
STM32F722XX Datasheet, PDF (1/229 Pages) – | |||
|
STM32F722xx
STM32F723xx
ARM® Cortex®-M7 32b MCU+FPU, 462DMIPS, up to 512KB Flash
/256+16+4KB RAM, USB OTG HS/FS, 18 TIMs, 3 ADCs, 21 com IF
Datasheet - production data
Features
⢠Core: ARM® 32-bit Cortex®-M7 CPU with FPU,
adaptive real-time accelerator (ART
Acceleratorâ¢) and L1-cache: 8 Kbytes of data
cache and 8 Kbytes of instruction cache,
allowing 0-wait state execution from embedded
Flash memory and external memories,
frequency up to 216 MHz, MPU,
462 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1)
and DSP instructions.
⢠Memories
â Up to 512 Kbytes of Flash memory with
protection mechanisms (read and write
protections, proprietary code readout
protection (PCROP))
â 528 bytes of OTP memory
â SRAM: 256 Kbytes (including 64 Kbytes of
data TCM RAM for critical real-time data) +
16 Kbytes of instruction TCM RAM (for
critical real-time routines) + 4 Kbytes of
backup SRAM (available in the lowest
power modes)
â Flexible external memory controller with up
to 32-bit data bus: SRAM, PSRAM,
SDRAM/LPSDR SDRAM, NOR/NAND
memories
⢠Dual mode Quad-SPI
⢠Clock, reset and supply management
â 1.7 V to 3.6 V application supply and I/Os
â POR, PDR, PVD and BOR
â Dedicated USB power
â 4-to-26 MHz crystal oscillator
â Internal 16 MHz factory-trimmed RC (1%
accuracy)
â 32 kHz oscillator for RTC with calibration
â Internal 32 kHz RC with calibration
⢠Low-power
â Sleep, Stop and Standby modes
&"'!
LQFP64 (10 Ã 10 mm)
LQFP100 (14 Ã 14 mm)
LQFP144 (20 Ã 20 mm)
UFBGA144 (7 x 7 mm) WLCSP100
UFBGA176 (10 x 10 mm) (0.4 mm pitch)
LQFP176 (24 x 24 mm)
â VBAT supply for RTC, 32Ã32 bit backup
registers + 4 Kbytes of backup SRAM
⢠3Ã12-bit, 2.4 MSPS ADC: up to 24 channels
and 7.2 MSPS in triple interleaved mode
⢠2Ã12-bit D/A converters
⢠Up to 18 timers: up to thirteen 16-bit (1x low-
power 16-bit timer available in Stop mode) and
two 32-bit timers, each with up to 4
IC/OC/PWMs or pulse counter and quadrature
(incremental) encoder inputs. All 15 timers
running up to 216 MHz. 2x watchdogs, SysTick
timer
⢠General-purpose DMA: 16-stream DMA
controller with FIFOs and burst support
⢠Debug mode
â SWD & JTAG interfaces
â Cortex®-M7 Trace Macrocellâ¢
⢠Up to 140 I/O ports with interrupt capability
â Up to 136 fast I/Os up to 108 MHz
â Up to 138 5 V-tolerant I/Os
⢠Up to 21 communication interfaces
â Up to 3Ã I2C interfaces (SMBus/PMBus)
â Up to 4 USARTs/4 UARTs (27 Mbit/s,
ISO7816 interface, LIN, IrDA, modem
control)
â Up to 5 SPIs (up to 54 Mbit/s), 3 with
muxed simplex I2Ss for audio class
accuracy via internal audio PLL or external
clock
â 2 x SAIs (serial audio interface)
March 2017
This is information on a product in full production.
DocID029808 Rev 2
1/229
www.st.com
|
▷ |