SST12LP08 Datasheet, PDF(60/98 Page) Silicon Storage Technology, Inc – 2.4 GHz High-Power, High-Gain Power Amplifier

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SST12LP08 Datasheet, PDF (60/98 Pages) Silicon Storage Technology, Inc – 2.4 GHz High-Power, High-Gain Power Amplifier

◁

256Mb and 512Mb (256Mb/256Mb), P30-65nm

Common Flash Interface

Table 29: One Time Programmable (OTP) Space Information (Continued)

Hex Offset

P = 10Ah

(P+F)h

(P+10)h

(P+11)h

(P+12)h

(P+13)h

(P+14)h

(P+15)h

(P+16)h

(P+17)h

(P+18)h

(P+19)h

(P+1A)h

(P+1B)h

(P+1C)h

Length

Description

OTP Field 1: OTP Description:

This field describes user-available OTP bytes.

Some are preprogrammed with device-unique se-

rial numbers. Others are user-programmable.

Bits 0-15 point to the OTP Lock byte (the first

byte).

The following bytes are factory preprogrammed

and user-programmable:

Bits 0 - 7 = Lock/bytes JEDEC plane physical low

address.

Bits 8 - 15 = Lock/bytes JEDEC plane physical high

address.

Bits 16 - 23 = n where 2n equals factory preprog-

rammed bytes.

Bits 24 - 31 = n where 2n equals user-programma-

ble bytes.

Protection field 2: protection description

Bits 0 - 31 point to the protection register physi-

cal lock word address in the JEDEC plane.

The bytes that follow are factory or user-progam-

mable.

Bits 32 - 39 = n where n equals factory program-

med groups (low byte).

Bits 40 - 47 = n where n equals factory program-

med groups (high byte).

Bits 48 - 55 = n where 2n equals factory program-

med bytes/groups.

Bits 56 - 63 = n where n equals user programmed

groups (low byte).

Bits 64 - 71 = n where n equals user programmed

groups (high byte).

Bits 72 - 79 = n where 2n equals user programma-

ble bytes/groups.

Address

119:

11A:

1B:

11C:

11D:

11E:

11F:

120:

121:

122:

123:

124:

125:

126:

Hex

Code

- -80

- -00

- -03

- -89

- -00

- -10

- -00

- -04

ASCII Value

(DQ[7:0])

80h

00h

8 byte

89h

00h

Table 30: Burst Read Information

Hex Offset

P = 10Ah

(P+1D)h

Length

Description

Page Mode Read capability:

Bits 7 - 0 = n where 2n hex value represents the

number of read-page bytes. See offset 28h for

device word width to determine page-mode data

output width. 00h indicates no read page buffer.

Address

127:

Hex

Code

- -05

ASCII Value

(DQ[7:0])

32 byte

PDF: 09005aef84566799

p30_65nm_MLC_256Mb-512mb.pdf - Rev. B 8/13 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

▷