SP6121CN-L Datasheet, PDF (12/42 Pages) Sipex Corporation – Low Voltage, Synchronous Step Down PWM Controller

associated with the output capacitors and can be
determined by
f_Z(ESR)
=
1
2πC_OUTR_ESR
Crossover frequency of 20kHz is a sound first
try if low ESR tantalum capacitors or poscaps
are used at the output. The next step is to calcu-
late the complex conjugate poles contributed by
the LC output filter,
f_P(LC) =
1
2π√ LC_OUT
The open loop gain of the whole system can be
divided into the gain of the error amplifier,
PWM modulator, buck converter, and feedback
resistor divider. In order to crossover at the
selected frequency fco, the gain of the error
amplifier has to compensate for the attenuation
caused by the rest of the loop at this frequency.
In the RC network shown in Figure 4, the product
of R1 and the error amplifier transconductance
determines this gain. Therefore, R1 can be deter-
mined from the following equation that takes
into account the typical error amplifier
transconductance, reference voltage and PWM
ramp built into the SP6121.
R1
=
975V_OUT f_CO f_Z(ESR)
V_IN f_P(LC)2
In Figure 4, R1 and C1 provides a zero f_Z1 which
needs to be placed at or below f_P(LC). If f_Z1 is
made equal to f_P(LC) for convenience, the value
of C1 can be calculated as
C1 =2_πfP¹_(LC)R1
The optional C2 generates a pole f_P1 with R1 to
cut down high frequency noise for reliable op-
eration. This pole should be placed one decade
higher than the crossover frequency to avoid
erosion of phase margin. Therefore, the value of
the C2 can be derived from
C2 = ¹
20πf_COR₁
Figure 5 illustrates the overall loop frequency
response and frequency of each pole and zero.
APPLICATIONS INFORMATION
To fine-tune the compensation, it is necessary to
physically measure the frequency response us-
ing a network analyzer.
Gain
-20db/dec
-40db/dec
Loop
-20db/dec
f
-20db/dec
Error Amplifier
-20db/dec
f
Figure 5. Frequency response of a stable system and its
error amplifier.
Overcurrent Protection
Over current protection on the SP6121 is imple-
mented through detection of an excess voltage
condition across the high side PMOS switch
during conduction. This is typically referred to
as high side R_DS(ON) detection. By using the
R_DS(ON) of Q1 to measure the output current, the
current limit circuit eliminates the sense resistor
that would otherwise be required and the corre-
sponding loss associated with it. This improves
the overall efficiency and reduces the number of
components in the power path benefiting size
and cost. R_DS(ON) sensing is by default inaccu-
rate and is primarily meant to protect the power
supply during a fault condition. The overcurrent
trip point will vary from unit to unit as the
R_DS(ON) of Q1 varies. The SP6121 provides a
built-in 160mV threshold between the I_SET and
I_SENSE pins. If a current limit threshold in excess
of 160mV is required, an external programming
resistor, R_SET can be added between I_SET pin and
V_IN as shown in Figure 6.
Date: 11/29/04
SP6121 Low Voltage, Synchronous Step Down PWM Controller
12
© Copyright 2004 Sipex Corporation