SI550 Datasheet, PDF (8/12 Pages) Silicon Laboratories – VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 MHZ TO 1.4 GHZ

Si550
3. Ordering Information
The Si550 was designed to support a variety of options including frequency, temperature stability, tuning slope,
output format, and V_DD. Specific device configurations are programmed into the Si550 at time of shipment.
Configurations are specified using the Part Number Configuration chart shown below. Silicon Labs provides a web
browser-based part number configuration utility to simplify this process. Refer to www.silabs.com/
VCXOPartNumber to access this tool and for further ordering instructions. The Si550 VCXO series is supplied in
an industry-standard, RoHS compliant, lead-free, 6-pad, 5 x 7 mm package. Tape and reel packaging is an
ordering option.
550
X
550 VCXO
Product Family
1^st Option Code
Code
A
B
C
D
E
F
G
H
J
K
VDD
3.3
3.3
D₃D_.3
3.3
2.5
2.5
2.5
2.5
1.8
1.8
Output Format
LVPECL
LVDS
CMOS
CML
LVPECL
LVDS
CMOS
CML
CMOS
CML
Notes:
CMOS available to 160 MHz.
X
XXXMXXX
B
G
R
R = Tape & Reel
Blank = Trays
Operating Temp Range (°C)
G
–40 to +85 °C
Device Revision Letter
Frequency (e.g. 622M080 is 622.080 MHz)
Available frequency range is 10 to 945 MHz, 970 to 1134, and 1213
to 1417 MHz. The position of “M” shifts to denote higher or lower
frequencies.
2^nd Option Code
Code
A
B
C
D
E
F
Temperature
Stability
± ppm (max)
100
100
50
50
20
50
Tuning Slope
Kv
ppm/V (typ)
180
90
180
90
45
135
Minimum APR
(±ppm)
@ 3.3 V @ 2.5 V @ 1.8 V
100
75
25
30
Note 6
Note 6
150
125
75
80
30
25
25
Note 6
Note 6
100
75
50
Notes:
1. For best jitter and phase noise performance, always choose the smallest Kv that
meets the application’s minimum APR requirements. Unlike SAW-based solutions
which require higher higher Kv values to account for their higher temperature
dependence, the Si55x series provides lower Kv options to minimize noise coupling
and jitter in real-world PLL designs. See AN255 and AN266 for more information.
2. APR is the ability of a VCXO to track a signal over the product lifetime. A VCXO with
an APR of ±25 ppm is able to lock to a clock with a ±25 ppm stability, over 15 years.
3. Nominal Pull range (±) = 0.5 x V_DD x tuning slope.
4. Nominal Absolute Pull Range (±APR) = Pull range – stability – lifetime aging
= 0.5 x V_DD x tuning slope – stability – 10 ppm
5. Minimum APR values noted above include worst case values for all parameters.
6. Combination not available.
Example Part Number: 550AF622M080BGR is a 5 x 7 mm VCXO in a 6 pad package. The nominal frequency is 622.080 MHz, with
a 3.3 V supply and LVPECL output. Temperature stability is specified as ±50 ppm and the tuning slope is 135 ppm/V. The part is
specified for a –40 to +85 C° ambient temperature range operation and is shipped in tape and reel format.
8
Preliminary Rev. 0.3