English
Language : 

SI88240ED-IS Datasheet, PDF (5/48 Pages) Silicon Laboratories – QUAD DIGITAL ISOLATORS WITH DC-DC CONVERTER
Si88x4x
Table 2. Electrical Characteristics1 (Continued)
VIN = 24 V; VDDA = 4.3 V (see Figure 3) for all Si8844x/64x; VDDA = VDDP = 3.0 to 5.5 V (see Figure 2) for all Si8824x/34x;
TA = –40 to 125 °C unless otherwise noted
Parameter
No Load Supply Current
IDDP
Si8844x, Si8864x
No Load Supply Current
IDDA
Si8844x, Si8864x
Symbol
IDDPQ_DCDC3
IDDAQ_DCDC4
Test Condition
See Figure 3
VIN = 24 V
See Figure 3
VIN = 24 V
Min Typ Max Unit
0.8
mA
5.8
mA
Peak Efficiency
Si8824x, Si8834x
Si8844x, Si8864x

See Figure 2, 3
%
78
83
Voltage Regulator Refer-
VREGA,
IREG = 600 µA
4.8
V
ence Voltage
VREGB
See Figure 30 for typical I–V
Si8844x, Si8864x
curve
VREG tempco
KTVREG
–0.43
mV/°C
VREG input current
IREG
350
—
950
µA
Soft Start Time, Full Load
tSST
See Figures 25 through 28 for
ms
Si8824x, Si8844x
typical soft start times over
25
Si8834x, Si8864x
load conditions.
50
Restart Delay from fault
event
tOTP
21
s
Digital Isolator
VDD Undervoltage
Threshold
VDDUV+
VDDA, VDDB rising
2.7
V
VDD Undervoltage
Threshold
VDDUV–
VDDA, VDDB falling
2.6
V
VDD Undervoltage
Hysteresis
VDDHYS
100
mV
Positive-Going Input
VT+
All inputs rising
Threshold
1.67
V
Notes:
1. Over recommended operating conditions as noted in Table 1.
2. VOUT = VSNS x (1 + R1/R2) + R1 x Ioffset
3. VDDP current needed for dc-dc circuits.
4. VDDA current needed for dc-dc circuits.
5. The nominal output impedance of an isolator driver channel is approximately 50 , ±40%, which is a combination of the
value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
impedance PCB traces.
6. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
the same supply voltages, load, and ambient temperature.
7. Start-up time is the time period from when the UVLO threshold is exceeded to valid data at the output.
Preliminary Rev. 0.6
5