EFM8BB2 Datasheet, PDF (4/55 Pages) Silicon Laboratories – The EFM8BB2 highlighted features are listed below

3. System Overview
3.1 Introduction
EFM8BB2 Data Sheet
System Overview
C2CK/RSTb
VDD
VREGIN
GND
C2D
Reset
Power-On
Reset
Supply
Monitor
Power
Net
Voltage
Regulators
Debug / Programming
Hardware
CIP-51 8051 Controller
Core
16 KB ISP Flash
Program Memory
256 Byte SRAM
2048 Byte XRAM
EXTCLK
Independent
Watchdog Timer
SYSCLK SFR
Bus
System Clock
Configuration
49 MHz 1.5%
Oscillator
24.5 MHz 2%
Oscillator
Low-Freq.
Oscillator
CMOS Oscillator
Input
Port I/O Configuration
Digital Peripherals
UART0
UART1
Timers 0,
1, 2, 3, 4
3-ch PCA
I2C Slave
I2C /
SMBus
Priority
Crossbar
Decoder
SPI
CRC
Crossbar Control
Analog Peripherals
Internal
Reference
VDD
VREF
12/10 bit
ADC
VDD
Temp
Sensor
+-+-
2 Comparators
Figure 3.1. Detailed EFM8BB2 Block Diagram
Port 0
Drivers
Port 1
Drivers
Port 2
Drivers
Port 3
Drivers
P0.n
P1.n
P2.n
P3.n
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.1 | 3