English
Language : 

S5N8944B Datasheet, PDF (10/21 Pages) Samsung semiconductor – G.Lite ADSL Transceiver for CO and CPE
89 AFE_RESET_N
43 AFE_SDI
42 AFE_SDO
45 AFE_SCK
44 AFE_SEN_N
90 AFE_BUSY
68 DAC_REF
88 DAC_DATA_15
87 DAC_DATA_14
84 DAC_DATA_13
83 DAC_DATA_12
82 DAC_DATA_11
81 DAC_DATA_10
80 DAC_DATA_9
79 DAC_DATA_8
78 DAC_DATA_7
77 DAC_DATA_6
76 DAC_DATA_5
75 DAC_DATA_4
74 DAC_DATA_3
73 DAC_DATA_2
70 DAC_DATA_1
69 DAC_DATA_0
46 ADC_REF
49 ADC_DATA_15
50 ADC_DATA_14
51 ADC_DATA_13
52 ADC_DATA_12
53 ADC_DATA_11
54 ADC_DATA_10
55 ADC_DATA_9
56 ADC_DATA_8
57 ADC_DATA_7
58 ADC_DATA_6
61 ADC_DATA_5
62 ADC_DATA_4
63 ADC_DATA_3
64 ADC_DATA_2
65 ADC_DATA_1
66 ADC_DATA_0
97 TL_TMS
98 TL_TCK
99 TL_TDI
100 TL_TDO
101 TL_TINTP
S5N8944B
G.Lite ADSL Transceiver for CO and CPE
O AFE Reset (Active Low)
I AFE Serial Input Data (Pull-Up)
O AFE Serial Output Data
O AFE Serial Clock
O AFE Serial Enable (Active Low)
I AFE Serial Busy (Active High, Pull-Down)
O DAC Data Reference (4.416MHz)
O DAC Data [15:0]
I Not Used in Normal Mode (Pull-Down)
I ADC Data [15:0]
I TeakLite JTAG Test Mode Selection
I TeakLite JTAG Test Clock
I TeakLite JTAG Test Data In
OZ TeakLite JTAG Test Data Out
O TeakLite TJAM Interrupt to Host
157 TL_BMODE_1
CONFIDENTIAL
TeakLite Boot Mode Selection
I [0] Reset, [1] Boot from Host
[2] Boot from JTAG, [3] Self-Booting
10
Preliminary Information (Rev.2.1 )