|
BU9833GUL-W Datasheet, PDF (5/13 Pages) Rohm – Silicon Monolithic Integrated Circuit | |||
|
◁ |
5/12
Parameter
Symbol
FAST-MODE
2.5â¦Vccâ¦5.5V
STANDARD-MODE
1.7â¦Vccâ¦5.5V Unit
Min. Typ. Max. Min. Typ. Max.
Clock Frequency
fSCL ï¼ ï¼ 400 ï¼ ï¼ 100 kHz
Data Clock High Period
tHIGH 0.6 ï¼ ï¼ 4.0 ï¼ ï¼ Î¼s
Data Clock Low Period
tLOW 1.2 ï¼ ï¼ 4.7 ï¼ ï¼ Î¼s
SDA and SCL Rise Time
â»1
tR
ï¼ ï¼ 0.3 ï¼ ï¼ 1.0 μs
SDA and SCL Fall Time
â»1
tF
ï¼ ï¼ 0.3 ï¼ ï¼ 0.3 μs
Start Condition Hold Time
tHD:STA 0.6 ï¼ ï¼ 4.0 ï¼ ï¼ Î¼s
Start Condition Setup Time
tSU:STA 0.6 ï¼ ï¼ 4.7 ï¼ ï¼ Î¼s
Input Data Hold Time
tHD:DAT 0 ï¼ ï¼ 0 ï¼ ï¼ ns
Input Data Setup Time
tSU:DAT 100 ï¼ ï¼ 250 ï¼ ï¼ ns
Output Data Delay Time
tPD 0.1 ï¼ 0.9 0.2 ï¼ 3.5 μs
Output Data Hold Time
tDH 0.1 ï¼ ï¼ 0.2 ï¼ ï¼ Î¼s
Stop Condition Setup Time
tSU:STO 0.6 ï¼ ï¼ 4.7 ï¼ ï¼ Î¼s
Bus Free Time
tBUF 1.2 ï¼ ï¼ 4.7 ï¼ ï¼ Î¼s
Write Cycle Time
tWR
ï¼ï¼ 5 ï¼ï¼ 5
ms
Noise Spike Width (SDA and SCL)
tI
ï¼ ï¼ 0.1 ï¼ ï¼ 0.1 μs
WP Hold Time
tHDï¼WP 0 ï¼ ï¼ 0 ï¼ ï¼ ns
WP Setup Time
tSUï¼WP 0.1 ï¼ ï¼ 0.1 ï¼ ï¼ Î¼s
WP High Period
tHIGHï¼WP 1.0 ï¼ ï¼ 1.0 ï¼ ï¼ Î¼s
â»1ï¼ï¼®ot 100ï¼
TESTED
REV. A
|
▷ |