English
Language : 

R8C2C Datasheet, PDF (98/615 Pages) Renesas Technology Corp – MCU
R8C/2C Group, R8C/2D Group
7. Programmable I/O Ports
Table 7.26 Port P2_6/TRDIOC1
Register PD2 TRDOER1
TRDFCR
TRDPMR
TRDIORC1
Bit PD2_6 EC1 CMD1 CMD0 PWM3 PWMC1 IOC2 IOC1 IOC0
Function
0
1
X
X
X
X
X
X
X Input port(1)
1
1
X
X
X
X
X
X
X Output port(2)
0
X
0
0
1
0
1
X
X Timer mode (input capture function)
1
0
Complementary PWM mode waveform
X
Setting
0
X
1
1
X
X
X
X output(2)
Value
Reset synchronous PWM mode waveform
X
0
0
1
X
X
X
X
X output(2)
X
0
0
0
1
1
X
X
X PWM mode waveform output(2)
0
0
1 Timer mode waveform output (output
X
0
0
0
1
0
0
1
X compare function)(2)
X: 0 or 1
NOTES:
1. Pulled up by setting the PU05 bit in the PUR0 register to 1.
2. Output drive capacity high by setting the P2DRR6 bit in the P2DRR register to 1.
Table 7.27 Port P2_7/TRDIOD1
Register PD2 TRDOER1
TRDFCR
TRDPMR
TRDIORC1
Bit PD2_7 ED1 CMD1 CMD0 PWM3 PWMD1 IOD2 IOD1 IOD0
Function
0
1
X
X
X
X
X
X
X Input port(1)
1
1
X
X
X
X
X
X
X Output port(2)
0
X
0
0
1
0
1
X
X Timer mode (input capture function)
1
0
Complementary PWM mode waveform
X
Setting
0
X
1
1
X
X
X
X output(2)
Value
Reset synchronous PWM mode waveform
X
0
0
1
X
X
X
X
X output(2)
X
0
0
0
1
1
X
X
X PWM mode waveform output(2)
0
0
1 Timer mode waveform output
X
0
0
0
1
0
0
1
X (output compare function)(2)
X: 0 or 1
NOTES:
1. Pulled up by setting the PU05 bit in the PUR0 register to 1.
2. Output drive capacity high by setting the P2DRR7 bit in the P2DRR register to 1.
Rev.2.00 Dec 05, 2007 Page 77 of 585
REJ09B0339-0200