English
Language : 

R8C2C Datasheet, PDF (284/615 Pages) Renesas Technology Corp – MCU
R8C/2C Group, R8C/2D Group
14. Timers
Timer RD General Registers Ai, Bi, Ci, and Di (i = 0 or 1)(1)
(b15)
(b8)
b7
b0 b7
b0
Symbol
Address
After Reset
TRDGRA0
TRDGRB0
TRDGRC0
TRDGRD0
TRDGRA1
TRDGRB1
TRDGRC1
TRDGRD1
0149h-0148h
014Bh-014Ah
014Dh-014Ch
014Fh-014Eh
0159h-0158h
015Bh-015Ah
015Dh-015Ch
015Fh-015Eh
FFFFh
FFFFh
FFFFh
FFFFh
FFFFh
FFFFh
FFFFh
FFFFh
Function
RW
Refer to Table 14.39 TRDGRji Register Functions in Input Capture Function
RW
NOTE:
1. Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.
Figure 14.80 Registers TRDGRAi, TRDGRBi, TRDGRCi, and TRDGRDi in Input Capture Function
The following registers are disabled in the input capture function: TRDOER1, TRDOER2, TRDOCR,
TRDPOCR0, and TRDPOCR1.
Table 14.39 TRDGRji Register Functions in Input Capture Function
Register
TRDGRAi
TRDGRBi
Setting
−
Register Function
General register
The value in the TRDi register can be read at input
capture.
TRDGRCi
TRDGRDi
BFCi = 0
BFDi = 0
General register
The value in the TRDi register can be read at input
capture.
TRDGRCi
TRDGRDi
BFCi = 1
BFDi = 1
Buffer register
The value in the TRDi register can be read at input
capture. (Refer to 14.4.2 Buffer Operation)
i = 0 or 1, j = either A, B, C, or D
BFCi, BFDi: Bits in TRDMR register
Input-Capture Input Pin
TRDIOAi
TRDIOBi
TRDIOCi
TRDIODi
TRDIOAi
TRDIOBi
Set the pulse width of the input capture signal applied to the TRDIOji pin to 3 cycles or more of the timer RD
operation clock (refer to Table 14.26 Timer RD Operation Clocks) for no digital filter (the DFj bit in the
TRDDFi register set to 0).
Rev.2.00 Dec 05, 2007 Page 263 of 585
REJ09B0339-0200