M32C84 Datasheet, PDF (250/529 Pages) Renesas Technology Corp – 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES

M32C/84 Group (M32C/84, M32C/84T)
17. Serial I/O (Special Function)
______
17.4.1 SSi Input Pin Function (i=0 to 4)
____
When the SSE bit in the UiSMR3 register is set to "1" (SS function enabled), the special mode 2 is
selected, activating the pin function.
The DINC bit in the UiSMR3 register determines which microcomputer performs as master or slave.
______
When multiple microcomputers perform as the masters (multi-master system), the SSi pin setting deter-
mines which master microcomputer is active and when.
17.4.1.1 When Setting the DINC Bit to "1" (Slave Mode)
_____
When a high-level ("H") signal is applied to the SSi pin, the STxDi and SRxDi pins are placed in a high-
impedance state and the transfer clock applied to the CLKi pin is ignored. When a low-level ("L") signal
_____
is applied to the SSi input pin, the transfer clock input is valid and serial communication is enabled.
17.4.1.2 When Setting the DINC Bit to "0" (Master Mode)
______
When using the SSi pin functin in master mode, set the UiIRS bit in the UiC1 register to "1" (transmis-
sion completed).
_____
When an "H" signal is applied to the SSi pin, serial communication is available due to transmission
_____
privilege. The master provides the transfer clock output. When an "L" signal is applied to the SSi pin,
it indicates that another master is active. The TxDi and CLKi pins are placed in high-impedance states
and the ERR bit in the UiSMR3 register is set to "1" (fault error) Use the transmit complete interrupt
routine to verify the ERR bit state.
To resume the serial communication after the fault error occurs, set the ERR bit to "0" while applying
______
the "H" signal to the SSi pin. The TxDi and CLKi pins become ready for signal outputs.
Microcomputer
P13
P12
P93(SS3)
P90(CLK3)
P91(RxD3)
P92(TxD3)
Master
Microcomputer
P93(SS3)
P90(CLK3)
P91(STxD3)
P92(SRxD3)
Slave
Microcomputer
P93(SS3)
P90(CLK3)
P91(STxD3)
P92(SRxD3)
Slave
____
Figure 17.23 Serial Bus Communication Control with SS Pin
Rev. 1.01 Jul. 07, 2005 Page 229 of 495
REJ09B0036-0101