English
Language : 

HD49338NP_15 Datasheet, PDF (23/25 Pages) Renesas Technology Corp – CDS/PGA & 12-bit A/D Converter
HD49338NP/HNP
Example of Recommended External Circuit
• At CDS Input
R10 100
R11 100
R12 100
R13 100
R14 100
C13
C12 C11
0.1
0.1 0.1
C10
0.1
24 23 22 21 20 19 18 17 16 15 14 13
from
Timing generator
from CCD out
C14 0.1
C1
1µ
C3*2 1 µ
C4*1
R15 33 k
C15 0.1
25 AVSS
26 AVSS
27 AVDD
28 BLKSH
29 BLKFB
30 CDSIN
31 BLKC
32 BIAS
33 AVDD
34 Y IN
35 AVSS
36 ADCIN
HD49338NP/HNP
(CDS/PGA+ADC)
D11 12
D10 11
D9 10
D8 9
D7 8
D6 7
D5 6
D4 5
D3 4
D2 3
D1 2
D0 1
to
Camera
signal
processor
L2
37 38 39 40 41 42 43 44 45 46 47 48
47 µ
L1
47 µ
3.0 V
C16
47/6
C17 C18 C19 C20
0.1 0.1 0.1 0.1
C21 C22
0.1 0.1
C21
47/6
GND
Serial data input
Notes: 1. For C4, see table 5.
2. For C3, see page 8 "DC Offset Compensation Feedback Function".
• At ADC/Yin Input
C13
C12 C11
0.1
0.1 0.1
from
Timing generator
24 23 22 21 20 19 18 17 16 15 14 13
C14 0.1
R15 33 k
C15 0.1
with Y input
C23 0.47
with ADC input
C2 2.2/16
25 AVSS
26 AVSS
27 AVDD
28 BLKSH
29 BLKFB
30 CDSIN
31 BLKC
32 BIAS
33 AVDD
34 Y IN
35 AVSS
36 ADCIN
HD49338NP/HNP
(CDS/PGA+ADC)
D11 12
D10 11
D9 10
D8 9
D7 8
D6 7
D5 6
D4 5
D3 4
D2 3
D1 2
D0 1
37 38 39 40 41 42 43 44 45 46 47 48
to
Camera
signal
processor
L2
47 µ
L1
47 µ
3.0 V
C16
47/6
C17 C18 C19 C20
0.1 0.1 0.1 0.1
C21 C22
0.1 0.1
Note: External circuit is same as above except for ADC/Y input.
C21
47/6
GND
Serial data input
Unit: R: Ω
C: F
Rev.2.00 May 20, 2005 page 21 of 22