English
Language : 

PL580-30 Datasheet, PDF (3/9 Pages) PhaseLink Corporation – 38MHz-640MHz Low Phase Noise VCXO
(Preliminary) PL580-30
38MHz-640MHz Low Phase Noise VCXO
PAD ASSIGNMENT
Pad #
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Name
GNDOSC
GNDANA
LP
LM
DNC
DNC
GNDDIG
GNDBUF
OE_SELECT
LVDS
PECL
VDDBUF
VDDBUF
PECLB
LVDSB
CMOS
GNDBUF
OUTSEL1
SEL1
SEL0
VDDDIG
VDDANA
VDDANA
VDDOSC
OUTSEL0B
XIN
XOUT
SEL2
DNC
OE_CTRL
VCON
X (µm)
248
361
473
587
702
874
1042
1171
1400
1400
1400
1400
1400
1400
1400
1400
1389
1232
1042
854
659
559
459
358
194
109
109
109
109
109
109
Y (µm)
Description
109
109
109
109
109
109
109
109
125
259
476
616
716
871
1089
1227
1365
1365
1365
1365
1365
1365
1365
1365
1365
1223
1017
858
646
397
181
Ground, Oscillator circuitry.
Ground, Analog circuitry.
Performance/Frequency tuning Inductor.
Performance/Frequency tuning Inductor.
Do No Connect.
Do No Connect.
Ground, Digital circuitry.
Ground, buffer circuitry.
Used to select between PECL or CMOS logic states for OE.
Incorporates internal pull up.
LVDS Output.
PECL Output.
3.3V power supply, Buffer circuitry.
3.3V power supply, Buffer circuitry.
Complementary PECL Output.
Complementary LVDS Output.
Single ended CMOS output.
Ground, buffer circuitry.
Used to select CMOS, PECL or LVDS output type. Incorporates
internal pull up.
Used to select multiplication factor. Incorporates internal pull up.
3.3V power supply, Digital circuitry.
3.3V power supply, Analog circuitry.
3.3V power supply, Analog circuitry.
3.3V power supply, Oscillator circuitry.
Used to select CMOS, PECL or LVDS output type. Incorporates
internal pull down.
Crystal input. See crystal specification for details.
Crystal output. See crystal specification for details.
Used to select multiplication factor. Incorporates internal pull up.
Do Not Connect
Used to enable/disable the output(s). See Output Selection and
Enable table.
Voltage Control Input. 0V to 3.3V.
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 11/30/05 Page 3