English
Language : 

74HC73 Datasheet, PDF (8/21 Pages) NXP Semiconductors – Dual JK flip-flop with reset; negative-edge trigger
Philips Semiconductors
74HC73
Dual JK flip-flop with reset; negative-edge trigger
Table 7: Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Tamb = −40 °C to +125 °C
VIH
HIGH-level input voltage VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
VIL
LOW-level input voltage VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
VOH
HIGH-level output voltage VI = VIH or VIL
IO = −20 µA; VCC = 2.0 V
IO = −20 µA; VCC = 4.5 V
IO = −20 µA; VCC = 6.0 V
IO = −4 mA; VCC = 4.5 V
IO = −5.2 mA; VCC = 6.0 V
VOL
LOW-level output voltage VI = VIH or VIL
IO = 20 µA; VCC = 2.0 V
IO = 20 µA; VCC = 4.5 V
IO = 20 µA; VCC = 6.0 V
IO = 4 mA; VCC = 4.5 V
IO = 5.2 mA; VCC = 6.0 V
ILI
input leakage current
VI = VCC or GND; VCC = 6.0 V
ICC
quiescent supply current VI = VCC or GND; IO = 0 A; VCC = 6.0 V
Min Typ Max Unit
1.5 -
3.15 -
4.2 -
-
-
-
-
-
-
-
V
-
V
-
V
0.5 V
1.35 V
1.8 V
1.9 -
-
V
4.4 -
-
V
5.9 -
-
V
3.7 -
-
V
5.2 -
-
V
-
-
0.1 V
-
-
0.1 V
-
-
0.1 V
-
-
0.4 V
-
-
0.4 V
-
-
±1.0 µA
-
-
80.0 µA
9397 750 13815
Product data sheet
Rev. 03 — 12 November 2004
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
8 of 21