74HC40103DB Datasheet, PDF (7/25 Pages) NXP Semiconductors – 8-bit synchronous binary down counter

Philips Semiconductors
74HC40103
8-bit synchronous binary down counter
8. Functional description
8.1 Function table
Table 4: Function table ^[1]
Control inputs
Preset mode
MR PL PE TE
L
X
X
X
asynchronous
H
L
X
X
asynchronous
H
L
X
synchronous
H
L
synchronous
H
synchronous
Action ^[2]
clear to maximum count
preset asynchronously
preset on next LOW-to HIGH clock transition
count down
inhibit counter
[1] H = HIGH voltage level;
L = LOW voltage level;
X = don’t care.
[2] Clock connected to CP.
Synchronous operation: changes occur on the LOW-to-HIGH CP transition.
Jam inputs: MSD = P7, LSD = P0.
9. Limiting values
Table 5: Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to
GND (ground = 0 V).
Symbol Parameter
Conditions
Min Max Unit
V_CC
supply voltage
−0.5 +7 V
I_IK
input diode current
V_I < −0.5 V or V_I > V_CC + 0.5 V
-
±20 mA
I_OK
output diode current
V_O < −0.5 V or
V_O > V_CC + 0.5 V
-
±20 mA
I_O
output source or sink
V_O = −0.5 V to V_CC + 0.5 V
current
-
±25 mA
I_CC, I_GND
T_stg
P_tot
V_CC or GND current
storage temperature
power dissipation
DIP16 package
-
±50 mA
−65 +150 °C
[1] _-
750 mW
SO16, SSOP16 and
TSSOP16 packages
[2] _-
500 mW
[1] Above 70 °C: P_tot derates linearly with 12 mW/K.
[2] Above 70 °C: P_tot derates linearly with 8 mW/K.
9397 750 13812
Product data sheet
Rev. 03 — 12 November 2004
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
7 of 25