English
Language : 

PSMN2R0-30YLD_15 Datasheet, PDF (6/13 Pages) NXP Semiconductors – N-channel 30 V, 2.0 mΩ logic level MOSFET in LFPAK56 using NextPowerS3 Technology
NXP Semiconductors
PSMN2R0-30YLD
N-channel 30 V, 2.0 mΩ logic level MOSFET in LFPAK56 using
NextPowerS3 Technology
Symbol
Parameter
Conditions
ΔVGS(th)/ΔT
gate-source threshold
voltage variation with
temperature
25 °C ≤ Tj ≤ 150 °C
IDSS
drain leakage current VDS = 24 V; VGS = 0 V; Tj = 25 °C
VDS = 24 V; VGS = 0 V; Tj = 125 °C
IGSS
gate leakage current VGS = 16 V; VDS = 0 V; Tj = 25 °C
VGS = -16 V; VDS = 0 V; Tj = 25 °C
RDSon
drain-source on-state VGS = 4.5 V; ID = 25 A; Tj = 25 °C;
resistance
Fig. 10
VGS = 4.5 V; ID = 25 A; Tj = 150 °C;
Fig. 11; Fig. 10
VGS = 10 V; ID = 25 A; Tj = 25 °C;
Fig. 10
VGS = 10 V; ID = 25 A; Tj = 150 °C;
Fig. 11; Fig. 10
RG
gate resistance
f = 1 MHz
Dynamic characteristics
QG(tot)
total gate charge
ID = 25 A; VDS = 15 V; VGS = 10 V;
Fig. 12; Fig. 13
ID = 25 A; VDS = 15 V; VGS = 4.5 V;
Fig. 12; Fig. 13
ID = 0 A; VDS = 0 V; VGS = 10 V
QGS
QGS(th)
gate-source charge
pre-threshold gate-
source charge
ID = 25 A; VDS = 15 V; VGS = 4.5 V;
Fig. 12; Fig. 13
QGS(th-pl)
post-threshold gate-
source charge
QGD
gate-drain charge
VGS(pl)
gate-source plateau
voltage
ID = 25 A; VDS = 15 V; Fig. 12; Fig. 13
Ciss
input capacitance
VDS = 15 V; VGS = 0 V; f = 1 MHz;
Coss
output capacitance
Tj = 25 °C; Fig. 14
Crss
reverse transfer
capacitance
td(on)
tr
turn-on delay time
rise time
VDS = 15 V; RL = 0.6 Ω; VGS = 4.5 V;
RG(ext) = 5 Ω
td(off)
turn-off delay time
tf
fall time
Min Typ Max Unit
-
-4.4 -
mV/K
-
-
1
µA
-
1.7 -
µA
-
-
100 nA
-
-
100 nA
-
2.1 2.5 mΩ
-
-
4.2 mΩ
-
1.61 2
mΩ
-
-
3.3 mΩ
-
0.9 -
Ω
-
46
-
nC
-
21.8 -
nC
-
41.5 -
nC
-
6.8 -
nC
-
4.5 -
nC
-
2.3 -
nC
-
6.3 -
nC
-
2.5 -
V
-
2969 -
pF
-
1477 -
pF
-
206 -
pF
-
19
-
ns
-
31
-
ns
-
24
-
ns
-
19
-
ns
PSMN2R0-30YLD
Product data sheet
All information provided in this document is subject to legal disclaimers.
11 December 2014
© NXP Semiconductors N.V. 2014. All rights reserved
6 / 13