PDIUSBD12 Datasheet, PDF (26/35 Pages) NXP Semiconductors – USB interface device with parallel bus

Philips Semiconductors
PDIUSBD12
USB interface device with parallel bus
CS_N
DMACK_N
A0
WR_N
DATA[7:0]
RD_N
DATA[7:0]
t_CLRL
t_CLWL
t_RHCH
t_WHCH
t_AVRL
t_AVWL
COMMAND = 1, DATA = 0
t_WHAX
t_WL
t_WDSU
t_WDH
VALID DATA
t_RL
t_WC
t_{(WC - WD)}
t_{(WC - RD)}
t_RC
t_RLDD
t_RHDZ
VALID DATA
t_RHNDV
t_RLDD
Fig 18. Parallel interface timing (I/O and DMA).
Table 18: AC characteristics (DMA)
Symbol Parameter
Conditions
Single-cycle DMA timings
t_AHRH
t_SHAH
t_RHSH
t_EL
DMACK_N HIGH to DMREQ HIGH time
RD_N/WR_N HIGH to DMACK_N HIGH time
DMREQ HIGH to RD_N/WR HIGH time
EOT_N LOW pulse width
simultaneous DMACK_N,
RD_N/WR_N and EOT_N
LOW time
Burst DMA timings
t_SLRL RD_N/WR_N LOW to DMREQ LOW time
t_RHNDV RD_N (only) HIGH to next data valid
EOT timings
t_ELRL EOT_N LOW to DMREQ LOW time
VALID DATA
004aaa058
Min
Max Unit
−
330
ns
130
−
ns
120
−
ns
10
-
ns
-
40
ns
−
420
ns
−
40
ns
9397 750 09238
Product data
Rev. 08 — 20 December 2001
© Koninklijke Philips Electronics N.V. 2001. All rights reserved.
26 of 35