LC786800E Datasheet, PDF (2/26 Pages) Sanyo Semicon Device – Compressed Audio signal Processor IC with USB host controller

LC786800E
Continued from the previous page.
 Three stereo channels of analog input and four channels of Electronic Volume output (LF, LR, RF, RR)
 ARM7TDMI-S™ as internal CPU core, flash memory for program and various data storage
 Operating voltage: 3.3V typical
 Operating temperature: -40C to +85C
 Packages: QIP100 (14  20)
Detail of Functions
Compressed audio functions
 MP3 decode (ISO/IEC 11172-3, ISO/IEC 13818-3)
Sampling rate support: MPEG1-Layer1/2/3 (32kHz, 44.1kHz, 48kHz)
MPEG2-Layer1/2/3 (16kHz, 22.05kHz, 24kHz)
MPEG2.5-Layer3 (8kHz, 11.025kHz, 12kHz)
Bit rate support:
All Bit Rate (Variable Bit Rate support)
MPEG header read support
 MP3 encode (ISO/IEC 11172-3)
MPEG1-Layer3
Sampling rate:
44.1kHz
Bit rate:
32kbps to 320kbps (Not support variable bit rate)
 WMA decode (Version 9 standard)
Sampling rate support: 8kHz, 11.025kHz, 16kHz, 22.05kHz, 32kHz, 44.1kHz, 48kHz
Bit rate support:
5kbps to 384kbps (Variable Bit Rate support)
 AAC decode (ISO/IEC 14496-3, ISO/IEC 13818-7)
Profile:
MPEG4-AAC-LowComplexity
Sampling rate support: 8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz,
48kHz
Bit rate support:
Monaural 8kbps to 160kbps (Variable bit rate support)
Stereo 16kbps to 320kbps (Variable bit rate support)
Audio processing functions
<Audio data processing block>
 Our original surround (AViSS)
 7band graphic equalizer
 Sampling Rate Converter (Fs = 44.1kHz) and High frequency compensation filter for compressed audio
playback
 Mute function (-12dB, -)and Digital attenuator
 De-emphasis filter
<Audio input processing block>
 Analog Audio data input (Three channels by stereo)
Single Ended input:
2 channels
Differential input:
1 channel (single end operation is also available)
Input Gain:
-12.5dB to +18.5dB (1dB step)
24bit accuracy AD converter (Three input selector)
 Digital Audio data input (Three channels by stereo)
Four signals connection (384Fs, LRCK, BCK and DATA) is required.
Corresponding in one of two ways.
(1) 384Fs input and three lines input synchronized.
(2) 384Fs output and three lines input synchronized.
Data Format: IIS, MSB first right justified, etc.
No.A2082-2/26