AR0237CS Datasheet, PDF (10/38 Pages) ON Semiconductor – 1/2.7-Inch 2.1 Mp/Full HD Digital Image Sensor

AR0237CS: 1/2.7-Inch 2.1 Mp/Full HD Digital Image Sensor
Functional Overview
Table 3: Pin Descriptions, 80-ball iBGA
Name
SLVS0_P
SLVS1_P
SLVSC_P
SLVS2_P
SLVS3_P
VDD_PLL
SLVS0_N
SLVS1_N
SLVSC_N
SLVS2_N
SLVS3_N
SHUTTER
VAA
AGND
VDD_SLVS
VDD
Reserved
DGND
EXTCLK
PIXCLK
SADDR
TRIGGER
VAA_PIX
VDD_IO
SDATA
FLASH
FRAME_VALID
SCLK
DOUT11
DOUT10
DOUT9
LINE_VALID
DOUT8
DOUT7
DOUT6
DOUT5
DOUT4
DOUT3
RESET_BAR
TEST
iBGA Pin
Type Description
A2
Output HiSPi serial data, lane 0, differential P.
A3
Output HiSPi serial data, lane 1, differential P.
A4
Output HiSPi serial DDR clock differential P.
A5
Output HiSPi serial data, lane 2, differential P.
A6
Output HiSPi serial data, lane 3, differential P.
B1
Power PLL power.
B2
Output HiSPi serial data, lane 0, differential N.
B3
Output HiSPi serial data, lane 1, differential N.
B4
Output HiSPi serial DDR clock differential N.
B5
Output HiSPi serial data, lane 2, differential N.
B6
Output HiSPi serial data, lane 3, differential N.
B9
Output Control for external mechanical shutter. Can be left floating if not used.
C1, G1, D9, F9
Power Analog power.
C2, G2, D8, E8, F8
Power Analog ground.
C4
Power SLVS Power
C5, J5, A9, H9, A7, D1, F1 Power Digital power.
C9, F7
B7, C7, D7, E7, G7, B8, C8, G8,
D2, E2, F2, H2, C3, G3, H3, C6,
J6
D3
Power
Input
Digital ground.
External input clock.
D4
Output Pixel clock out. Dout is valid on rising edge of this clock.
D5
Input Two-Wire Serial address select. 0: 0x20. 1: 0x30
D6
Input Exposure synchronization input.
E9
Power Pixel power.
E1, H1, J2, J7, A8, G9, J9 Power I/O supply power.
E3
I/O
Two-Wire Serial data I/O.
E4
Output Flash control output.
E5
Output Asserted when Dout frame data is valid.
E6
Input Two-Wire Serial clock input.
F3
Output Parallel pixel data output (MSB)
F4
Output Parallel pixel data output.
F5
Output Parallel pixel data output.
F6
Output Asserted when Dout line data is valid.
G4
Output Parallel pixel data output.
G5
Output Parallel pixel data output.
G6
Output Parallel pixel data output.
H4
Output Parallel pixel data output.
H5
Output Parallel pixel data output.
H6
Output Parallel pixel data output.
H7
Input
Asynchronous reset (active LOW). All settings are restored to factory
default.
H8
Input. Manufacturing test enable pin (connect to Dgnd).
AR0237CS/D Rev. 4, 6/16 EN
10
©Semiconductor Components Industries, LLC, 2016.