 English |
|
|
|
|
|
|
|
| DAC1208D650 Datasheet, PDF (8/98 Pages) NXP Semiconductors – Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating with JESD204A interface | |||
| |||
| ◁ |
NXP Semiconductors
DAC1208D650
2Ã, 4Ã or 8Ã interpolating DAC with JESD204A interface
Table 5. Characteristics â¦continued
VDDA(1V8) = VDDD = 1.7 V to 1.9 V; VDDA(3V3) = 3.13 V to 3.47 V; AGND and GND are shorted together; Tamb = â40 °C to
+85 °C; typical values measured at VDDA(1V8) = VDDD = 1.8 V; VDDA(3V3) = 3.3 V; Tamb = +25 °C; RL = 50 Ω; IO(fs) = 20 mA;
maximum sample rate; PLL off unless otherwise specified.
Symbol
Parameter
Conditions
Test[1]
Min
Typ Max
Unit
Clock inputs (CLKINN, CLKINP)[3]
Vi
input voltage
range: CLK+ or CLKâ
C
825
-
1575
mV
|Vgpd| < 50 mV[4]
Vidth
input differential
|Vgpd| < 50 mV[4]
threshold voltage
C
â100 -
+100
mV
Ri
input resistance
CI
input capacitance
Digital inputs (SDO, SDIO, SCLK, SCS_N, RESET_N)
D
-
10
-
MΩ
D
-
0.5 -
pF
VIL
LOW-level input
voltage
C
GND -
0.3VDDD V
VIH
HIGH-level input
voltage
C
0.7VDDD -
VDDD
V
IIL
LOW-level input
VIL = 0.3VDDD V
current
I
-
1
-
μA
IIH
HIGH-level input
VIH = 0.7VDDD V
current
I
-
1
-
μA
Digital outputs (SDO, SDIO)
VOL
LOW-level output
Iload = 2 mA
voltage
C
GND -
0.13
V
VOH
HIGH-level output
Iload = 2 mA
voltage
C
1.65 -
VDDD
V
Digital inputs (Vin_p/Vin_n)[5]
VI(cm)
common-mode input
voltage
D
-
0.78 -
V
VI(dif)(p-p)
peak-to-peak
differential input
voltage
D
175
-
1000
mV
Ztt
Vtt source impedance
ÎZi
differential input
impedance
D
-
0.7 -
Ω
D
-
100 -
Ω
Digital outputs (SYNC_OUTN/SYNC_OUTP)[6]
Vo(cm)
common-mode output
voltage
C
-
1.18 -
V
Vo(dif)(p-p)
peak-to-peak
differential output
voltage
C
-
0.45 -
V
Digital inputs/outputs (MDS_N/MDS_P)
Vo(dif)(p-p)
peak-to-peak
differential output
voltage
D
-
600 -
mV
Co(L)
Output load
capacitance
between pins GND and
D
MDS_N or MDS_P
-
-
10
pF
CI
Input capacitance
between pins GND and
D
-
0.3 -
pF
MDS_N or MDS_P
DAC1208D650
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 2 â 14 December 2010
© NXP B.V. 2010. All rights reserved.
8 of 98
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese