English
Language : 

DAC1208D650 Datasheet, PDF (70/98 Pages) NXP Semiconductors – Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating with JESD204A interface
NXP Semiconductors
DAC1208D650
2×, 4× or 8× interpolating DAC with JESD204A interface
10.15.2.10 Page 5 bit definition detailed description
Please refer to Table 108 for a register overview and their default values. In the following
tables, all the values emphasized in bold are the default values.
Table 109. ILA_MON_1_0 register (address 00h) bit description
Default settings are shown highlighted.
Bit
Symbol
Access Value
7 to 4 ILA_MON_LN1[3:0]
R
-
3 to 0 ILA_MON_LN0[3:0]
R
-
Description
ila_buf_ln1 pointer
ila_buf_ln0 pointer
Table 110. ILA_MON_3_2 register (address 01h) bit description
Default settings are shown highlighted.
Bit
Symbol
Access Value
7 to 4 ILA_MON_LN3[3:0]
R
-
3 to 0 ILA_MON_LN2[3:0]
R
-
Description
ila_buf_ln3 pointer
ila_buf_ln2 pointer
Table 111. ILA_BUF_ERR register (address 02h) bit description
Default settings are shown highlighted.
Bit
Symbol
Access Value
3
ILA_BUF_ERR_LN3
R
0
1
2
ILA_BUF_ERR_LN2
R
0
1
1
ILA_BUF_ERR_LN1
R
0
1
0
ILA_BUF_ERR_LN0
R
0
1
Description
lane 3 ila buffer error
ila_buf_ln3 pointer is in range
ila_buf_ln3 pointer is out of range
lane 2 ila buffer error
ila_buf_ln2 pointer is in range
ila_buf_ln2 pointer is out of range
lane 1 ila buffer error
ila_buf_ln1 pointer is in range
ila_buf_ln1 pointer is out of range
lane 0 ila buffer error
ila_buf_ln0 pointer is in range
ila_buf_ln0 pointer is out of range
Table 112. CA_MON register (address 03h) bit description
Default settings are shown highlighted.
Bit
Symbol
Access Value
7 to 6 CA_MON_LN3[1:0]
R
-
5 to 4 CA_MON_LN2[1:0]
R
-
3 to 2 CA_MON_LN1[1:0]
R
-
1 to 0 CA_MON_LN0[1:0]
R
-
Description
clock alignment phase monitor lane 3
clock alignment phase monitor lane 2
clock alignment phase monitor lane 1
clock alignment phase monitor lane 0
DAC1208D650
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 14 December 2010
© NXP B.V. 2010. All rights reserved.
70 of 98