TDA6650TT Datasheet, PDF (44/54 Pages) NXP Semiconductors – 5 V mixer/oscillator and low noise PLL synthesizer for hybrid terrestrial tuner (digital and analog)

xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx
xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
J4
LOW
J3
J1
J2
MID
HIGH1 HIGH2
L4
TOKO
500 nH
6
4
2 _* 6t
1 23
C27
C26
12 pF 12 pF
TP1 ^AGC
C28
150 nF
D4 _R20
1 kΩ
D5 _R21
1 kΩ
D6 _R22
1 kΩ
D7 _R23
1 kΩ
D8 _R24 ST2 _ADC
1 kΩ
VCC
R14
ST1
1 kΩ
C4
4.7 nF
C3
4.7 nF
C1
4.7 nF
C2
4.7 nF
HBIN1 _{1 (38)}
(1) 38 ^LOSCIN
HBIN2 _{2 (37)}
(2) 37 ^LOSCOUT
MBIN _{3 (36)}
(3) 36 ^OSCGND
LBIN _{4 (35)}
(4) 35 ^MOSCIN2
RFGND _{5 (34)}
(5) 34 ^MOSCIN1
IFFIL1 _{6 (33)}
(6) 33 ^HOSCIN2
IFFIL2 _{7 (32)}
(7) 32 ^HOSCOUT2
BS4 _{8 (31)} TDA6650TT _{(8) 31} HOSCOUT1
AGC _{9 (30)} (TDA6651TT) _{(9) 30} HOSCIN1
BS3 _{10 (29)}
(10) 29 ^IFGND
BS2 _{11 (28)}
(11) 28 ^IFOUTA
BS1 _{12 (27)}
BVS _{13 (26)}
(12) 27
(13) 26
IFOUTB
VCCA
ADC/BS5 _{14 (25)}
SCL _{15 (24)}
(14) 25
(15) 24
PLLGND
VCCD
V_CC
SDA _{16 (23)}
(16) 23 ^CP
AS _{17 (22)}
(17) 22 ^VT
XTOUT _{18 (21)}
(18) 21 ^n.c.
XTAL1 _{19 (20)}
(19) 20 ^XTAL2
R9
330 Ω
R10
330 Ω
5 V bus
R11
330 Ω
R27
R28
3.3 kΩ 3.3 kΩ
C19
Y1
V_CC
18 pF
5 V bus
4 MHz _C15
4.7 nF
C16
4.7 nF
V_CC
SCL
SDA AS
J8
12345 6
5 V bus
C29
4.7 nF
C31
10 µF
J7
test
C32
10 µF
30 V
C30
10 µF
1234
J5
C7
1.8 pF
N750
C6
L3
140 nH
R08304
D1
C5
R1
12 Ω
1.5 pF BB182 47 pF
N750
N750
C34
R2
1 kΩ
R3
L1
25 nH
120 pF
N750
C33
5.6 kΩ
D2
BB178
R4
120 pF
N750
C11 1 pF
5.6 kΩ
N750
C12 1 pF
N750
C13 1 pF
L2
13 nH
R01255
N750
C18
C14 1 pF _R6
N750
27 Ω
D3
BB179
R5
5.6 kΩ
15 pF
N470
R8
5.6 kΩ
C17
4.7 nF
R13
1.8 kΩ
C24
C21
4.7 nF
100 nF
C20
2.7 nF
C23
4.7 nF
C25
12 pF
R7
1 kΩ
123
TOKO
7451
6
4
R19
15 kΩ
30 V
J6
IF out
fce910
The pin numbers in parenthesis represent the TDA6651TT.
Fig 30. Measurement circuit for hybrid application, with symmetrical IF output and loop filter for PAL and DVB-T standards