TDA6650TT Datasheet, PDF (26/54 Pages) NXP Semiconductors – 5 V mixer/oscillator and low noise PLL synthesizer for hybrid terrestrial tuner (digital and analog)

NXP Semiconductors
TDA6650TT; TDA6651TT
5 V mixer/oscillator and low noise PLL synthesizer
Table 22. Characteristics…continued
V_CCA = V_CCD = 5 V; T_amb = 25 °C; values are given for an asymmetrical IF output loaded with a 75 Ω load or with a
symmetrical IF output loaded with 1.25 kΩ; positive currents are entering the IC and negative currents are going out of the IC;
the performances of the circuits are measured in the measurement circuits Figure 27 and 28 for digital application or in the
measurement circuits Figure 29 and 30 for hybrid application; unless otherwise specified.
Symbol Parameter
Conditions
Min Typ Max Unit
Φ_osc(hyb)
phase noise, carrier to TDA6650TT/C3; TDA6651TT/C3
sideband noise in hybrid
application
±1 kHz frequency offset; f_comp = 4 MHz;
see Figure 11, 29, and 30
80
95 -
dBc/Hz
±10 kHz frequency offset; worst case in
the frequency range;
see Figure 12, 29, and 30
85
96 -
dBc/Hz
±100 kHz frequency offset; worst case in
the frequency range;
see Figure 13, 29, and 30
104 110 -
dBc/Hz
±1.4 MHz frequency offset; worst case in
-
the frequency range; see Figure 29 and 30
117 -
dBc/Hz
RSC_p-p
ripple susceptibility of V_CC = 5 V ± 5 %; worst case in the frequency ^[12] 15
200 -
mV
V_CC (peak-to-peak
range; ripple frequency 500 kHz
value)
Mid band oscillator
f_osc
∆f_osc(V)
oscillator frequency
oscillator frequency shift
with supply voltage
[9] _{196.15 -}
482.15 MHz
[10] _-
110 -
kHz
∆f_osc(T)
oscillator frequency drift ∆T = 25 °C; V_CC = 5 V with compensation ^[11] -
1500 -
kHz
with temperature
Φ_osc(dig)
phase noise, carrier to
sideband noise in digital
application
TDA6650TT/C3/S2; TDA6651TT/C3/S2;
TDA6651TT/C3/S3
±1 kHz frequency offset; f_comp = 4 MHz;
see Figure 8, 27 and 28
85
90 -
dBc/Hz
±10 kHz frequency offset; worst case in
the frequency range;
see Figure 9, 27 and 28
87
95 -
dBc/Hz
±100 kHz frequency offset; worst case in
the frequency range;
see Figure 10, 27 and 28
104 110 -
dBc/Hz
±1.4 MHz frequency offset; worst case in
-
the frequency range; see Figure 27 and 28
115 -
dBc/Hz
Φ_osc(hyb)
phase noise, carrier to TDA6650TT/C3; TDA6651TT/C3
sideband noise in hybrid
application
±1 kHz frequency offset; f_comp = 4 MHz;
see Figure 11, 29, and 30
82
88 -
dBc/Hz
±10 kHz frequency offset; worst case in
the frequency range;
see Figure 12, 29, and 30
85
90 -
dBc/Hz
±100 kHz frequency offset; worst case in
the frequency range;
see Figure 13, 29, and 30
104 110 -
dBc/Hz
±1.4 MHz frequency offset; worst case in
-
the frequency range; see Figure 29 and 30
115 -
dBc/Hz
TDA6650TT_6651TT_5
Product data sheet
Rev. 05 — 10 January 2007
© NXP B.V. 2007. All rights reserved.
26 of 54