TDA6650TT Datasheet, PDF (25/54 Pages) NXP Semiconductors – 5 V mixer/oscillator and low noise PLL synthesizer for hybrid terrestrial tuner (digital and analog)

NXP Semiconductors
TDA6650TT; TDA6651TT
5 V mixer/oscillator and low noise PLL synthesizer
Table 22. Characteristics…continued
V_CCA = V_CCD = 5 V; T_amb = 25 °C; values are given for an asymmetrical IF output loaded with a 75 Ω load or with a
symmetrical IF output loaded with 1.25 kΩ; positive currents are entering the IC and negative currents are going out of the IC;
the performances of the circuits are measured in the measurement circuits Figure 27 and 28 for digital application or in the
measurement circuits Figure 29 and 30 for hybrid application; unless otherwise specified.
Symbol Parameter
Conditions
Min Typ Max Unit
NF
noise figure, not
see Figure 22
corrected for image
f_RF = 443.25 MHz
-
6.0 8.0 dB
f_RF = 863.25 MHz
-
7.0 9.0 dB
V_o
output voltage causing asymmetrical application; see Figure 23
[5]
1 % cross modulation in
channel
f_RF = 443.25 MHz
107 110 -
dBµV
f_RF = 863.25 MHz
107 110 -
dBµV
symmetrical application; see Figure 24
[5]
V_i(lock)
input level without
lock-out
f_RF = 443.25 MHz
f_RF = 863.25 MHz
see Figure 26
117
117
[7] _-
120 -
120 -
-
120
dBµV
dBµV
dBµV
V_{f(N+5)−1}
V_i
(N + 5) − 1 MHz pulling f_RF(wanted) = 815.25 MHz; f_osc = 854.15 MHz; ^[8] -
f_RF(unwanted) = 854.25 MHz
input voltage causing asymmetrical IF output
-
750 Hz frequency
deviation pulling in
channel
80 -
79 -
dBµV
dBµV
Z_i
input impedance
(R_S + jL_Sω)
Low band oscillator
f_RF = 443.25 MHz; see Figure 7
R_S
L_S
f_RF = 863.25 MHz; see Figure 7
R_S
L_S
-
35 -
Ω
-
8-
nH
-
36 -
Ω
-
8-
nH
f_osc
∆f_osc(V)
oscillator frequency
oscillator frequency shift
with supply voltage
[9] _{83.15 -}
196.15 MHz
[10] _-
110 -
kHz
∆f_osc(T)
oscillator frequency drift ∆T = 25 °C; V_CC = 5 V with compensation ^[11] -
900 -
kHz
with temperature
Φ_osc(dig)
phase noise, carrier to
sideband noise in digital
application
TDA6650TT/C3/S2; TDA6651TT/C3/S2;
TDA6651TT/C3/S3
±1 kHz frequency offset; f_comp = 4 MHz;
see Figure 8, 27 and 28
82
95 -
dBc/Hz
±10 kHz frequency offset; worst case in
the frequency range;
see Figure 9, 27 and 28
87
100 -
dBc/Hz
±100 kHz frequency offset; worst case in
the frequency range;
see Figure 10, 27 and 28
104 110 -
dBc/Hz
±1.4 MHz frequency offset; worst case in
-
the frequency range; see Figure 27 and 28
117 -
dBc/Hz
TDA6650TT_6651TT_5
Product data sheet
Rev. 05 — 10 January 2007
© NXP B.V. 2007. All rights reserved.
25 of 54