PSMN2R0-30YL Datasheet, PDF (3/13 Pages) NXP Semiconductors – N-channel TrenchMOS logic level FET

NXP Semiconductors
PSMN2R0-30YL
N-channel TrenchMOS logic level FET
I_D ¹⁸⁰
(A)
160
140
120
100
80
60
40
20
0
0
(1)
50
003aac471
100
150
200
T_mb (°C)
120
P_der
(%)
80
03aa15
40
0
0
50
100
150
200
T_mb (°C)
Fig 1. Continuous drain current as a function of Fig 2. Normalized total power dissipation as a
mounting base temperature
function of mounting base temperature
10³
I_D
Limit R_DSon = V_DS / I_D
(A)
10²
(1)
003aac529
10 μs
100 μs
10
1
10^-1
1 ms
DC
10 ms
100 ms
1
10
V_DS (V)
10²
Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage
PSMN2R0-30YL_1
Preliminary data sheet
Rev. 01 — 10 September 2008
© NXP B.V. 2008. All rights reserved.
3 of 13