74HC595BQ115 Datasheet, PDF (14/24 Pages) NXP Semiconductors – 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

NXP Semiconductors
74HC595; 74HCT595
8-bit serial-in, serial or parallel-out shift register with output latches;
3-state
V_I
MR input
GND
V_I
SHCP input
GND
V_OH
Q7S output
V_OL
V_M
t_W
t _rec
V_M
t _PHL
V_M
Measurement points are given in Table 8.
V_OL and V_OH are typical output voltage levels that occur with the output load.
Fig 12. Master reset to output propagation delays
mna561
OE input
10 %
t_r
90 %
V_M
t_PLZ
Qn output
LOW-to-OFF
OFF-to-LOW
Qn output
HIGH-to-OFF
OFF-to-HIGH
t_PHZ
10 %
90 %
outputs
enabled
t_f
t_PZL
V_M
t_PZH
outputs
disabled
V_M
outputs
enabled
msa697
Measurement points are given in Table 8.
V_OL and V_OH are typical output voltage levels that occur with the output load.
Fig 13. Enable and disable times
Table 8. Measurement points
Type
74HC595
74HCT595
Input
V_M
0.5V_CC
1.3 V
Output
V_M
0.5V_CC
1.3 V
74HC_HCT595
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 6 — 12 December 2011
© NXP B.V. 2011. All rights reserved.
14 of 24