English
Language : 

74HC595BQ115 Datasheet, PDF (12/24 Pages) NXP Semiconductors – 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state
NXP Semiconductors
74HC595; 74HCT595
8-bit serial-in, serial or parallel-out shift register with output latches;
3-state
Table 7. Dynamic characteristics …continued
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 14.
Symbol Parameter Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ[1] Max Min
Max
Min
Max
trec
recovery MR to SHCP; see Figure 12
10 7 - 13
-
15
- ns
time
fmax
maximum SHCP and STCP;
frequency see Figure 9 and 10
30 52 - 24
-
20
- MHz
CPD
power
fi = 1 MHz; VI = GND to VCC [6] - 130 -
-
-
-
- pF
dissipation
[7]
capacitance
[1] Typical values are measured at nominal supply voltage.
[2] tpd is the same as tPHL and tPLH.
[3] tpd is the same as tPHL only.
[4] ten is the same as tPZL and tPZH.
[5] tdis is the same as tPLZ and tPHZ.
[6] CPD is used to determine the dynamic power dissipation (PD in W).
PD = CPD  VCC2  fi + (CL  VCC2  fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
(CL  VCC2  fo) = sum of outputs;
CL = output load capacitance in pF;
VCC = supply voltage in V.
[7] All 9 outputs switching.
12. Waveforms
VI
SHCP input
GND
VOH
Q7S output
VOL
1/ fmax
VM
tW
t PLH
VM
t PHL
mna557
Fig 9.
Measurement points are given in Table 8.
VOL and VOH are typical output voltage levels that occur with the output load.
Shift clock pulse, maximum frequency and input to output propagation delays
74HC_HCT595
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 6 — 12 December 2011
© NXP B.V. 2011. All rights reserved.
12 of 24