English
Language : 

74HC595BQ115 Datasheet, PDF (11/24 Pages) NXP Semiconductors – 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state
NXP Semiconductors
74HC595; 74HCT595
8-bit serial-in, serial or parallel-out shift register with output latches;
3-state
Table 7. Dynamic characteristics …continued
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 14.
Symbol Parameter Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ[1] Max Min
Max
Min
Max
tsu
set-up time DS to SHCP; see Figure 10
VCC = 2 V
VCC = 4.5 V
VCC = 6 V
SHCP to STCP;
see Figure 11
50 11 - 65
-
75
- ns
10 4 - 13
-
15
- ns
9 3 - 11
-
13
- ns
VCC = 2 V
VCC = 4.5 V
VCC = 6 V
th
hold time DS to SHCP; see Figure 11
VCC = 2 V
VCC = 4.5 V
VCC = 6 V
trec
recovery MR to SHCP; see Figure 12
time
VCC = 2 V
VCC = 4.5 V
VCC = 6 V
fmax
maximum SHCP or STCP;
frequency see Figure 9 and 10
75 22 - 95
15 8 - 19
13 7 - 16
3 6 -
3
3 2 -
3
3 2 -
3
50 19 - 65
10 7 - 13
9 6 - 11
-
110
-
22
-
19
-
3
-
3
-
3
-
75
-
15
-
13
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
VCC = 2 V
9 30 - 4.8
-
4
- MHz
VCC = 4.5 V
30 91 - 24
-
20
- MHz
VCC = 6 V
35 108 - 28
-
24
- MHz
CPD
power
fi = 1 MHz; VI = GND to VCC [6][7] - 115 -
-
-
-
- pF
dissipation
capacitance
74HCT595; VCC = 4.5 V to 5.5 V
tpd
propagation SHCP to Q7S; see Figure 9 [2] -
25 42
-
53
-
63 ns
delay
STCP to Qn; see Figure 10 [2] -
24 40
-
50
-
60 ns
MR to Q7S; see Figure 12
[3] -
23 40
-
50
-
60 ns
ten
enable time OE to Qn; see Figure 13
[4] -
21 35
-
44
-
53 ns
tdis
disable time OE to Qn; see Figure 13
[5] -
18 30
-
38
-
45 ns
tW
pulse width SHCP HIGH or LOW;
see Figure 9
16 6 - 20
-
24
- ns
STCP HIGH or LOW;
see Figure 10
16 5 - 20
-
24
- ns
MR LOW; see Figure 12
20 8 - 25
-
30
- ns
tsu
set-up time DS to SHCP; see Figure 10
SHCP to STCP;
see Figure 11
16 5 - 20
-
24
- ns
16 8 - 20
-
24
- ns
th
hold time DS to SHCP; see Figure 11
3 2 -
3
-
3
- ns
74HC_HCT595
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 6 — 12 December 2011
© NXP B.V. 2011. All rights reserved.
11 of 24