DS90CR211 Datasheet, PDF (8/14 Pages) National Semiconductor (TI) – 21-Bit Channel Link

AC Timing Diagrams (Continued)
FIGURE 12. Seven Bits of LVDS in One Clock Cycle
DS012637-17
DS012637-18
FIGURE 13. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs (DS90CR211)
DS012637-23
FIGURE 14. Transmitter Powerdown Delay
FIGURE 15. Receiver Powerdown Delay
DS012637-24
www.national.com
8