DS90CR211 Datasheet, PDF (5/14 Pages) National Semiconductor (TI) – 21-Bit Channel Link

Receiver Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified
Symbol
CLHT
CHLT
RCOP
RSKM
RCOH
RCOL
RSRC
RHRC
RCCD
RPLLS
RPDD
Parameter
CMOS/TTL Low-to-High Transition Time (Figure 3)
CMOS/TTL High-to-Low Transition Time (Figure 3)
RxCLK OUT Period (Figure 7)
Receiver Skew Margin (Note 6)
f = 20 MHz
V_CC = 5V, T_A = 25˚C (Figure 17)
RxCLK OUT High Time (Figure 7)
f = 40 MHz
f = 20 MHz
f = 40 MHz
RxCLK OUT Low Time (Figure 7)
f = 20 MHz
f = 40 MHz
RxCLK Setup to RxCLK OUT (Figure 7)
f = 20 MHz
f = 40 MHz
RxCLK Hold to RxCLK OUT (Figure 7)
f = 20 MHz
f = 40 MHz
RxCLK IN to RxCLK OUT Delay @ 25˚C, V_CC = 5.0V (Figure 9)
Receiver Phase Lock Loop Set (Figure 11)
Receiver Powerdown Delay (Figure 15)
Min
Typ
Max
Units
3.5
6.5
ns
2.7
6.5
ns
25
T
50
ns
1.1
ns
700
ps
19
ns
6
ns
21.5
ns
10.5
ns
14
ns
4.5
ns
16
ns
6.5
ns
7.6
11.9
ns
10
ms
1
µs
Note 6: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account for transmitter output skew(TCCS)
and the setup and hold time (internal data sampling window), allowing LVDS cable skew dependent on type/length and source clock(TxCLK IN) jitter.
RSKM ≥ cable skew (type, length) + source clock jitter (cycle to cycle).
AC Timing Diagrams
FIGURE 1. “WORST CASE” Test Pattern
DS012637-4
DS012637-5
FIGURE 2. DS90CR211 (Transmitter) LVDS Output Load and Transition Timing
DS012637-6
DS012637-7
FIGURE 3. DS90CR212 (Receiver) CMOS/TTL Output Load and Transition Timing
5
DS012637-8
www.national.com