DS10CP154_1 Datasheet, PDF (7/18 Pages) National Semiconductor (TI) – 1.5 Gbps 4X4 LVDS Crosspoint Switch

Symbol
Parameter
SMBus AC SPECIFICATIONS
f_SMB
SMBus Operating Frequency
t_BUF
Bus free time between Stop and Start
Conditions
t_HD:SDA
Hold time after (Repeated) Start
Condition. After this period, the first clock
is generated.
t_SU:SDA
t_SU:SDO
t_HD:DAT
t_SU:DAT
t_TIMEOUT
t_LOW
t_HIGH
t_POR
Repeated Start Condition setup time.
Stop Condition setup time
Data hold time
Data setup time
Detect clock low timeout
Clock low period
Clock high period
Time in which a device must be
operational after power-on reset
Conditions
Min Typ Max Units
10
100 kHz
4.7
μs
4.0
μs
4.7
μs
4.0
μs
300
ns
250
ns
25
35
ms
4.7
μs
4.0
50
μs
500 ms
Note 9: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified
or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.
Note 10: Typical values represent most likely parametric norms for V_CC = +3.3V and T_A = +25°C, and at the Recommended Operation Conditions at the time of
product characterization and are not guaranteed.
Note 11: Specification is guaranteed by characterization and is not tested in production.
Note 12: t_SKD1, |t_PLHD − t_PHLD|, Pulse Skew, is the magnitude difference in differential propagation delay time between the positive going edge and the negative
going edge of the same channel.
Note 13: t_SKD2, Channel to Channel Skew, is the difference in propagation delay (t_PLHD or t_PHLD) among all output channels in Broadcast mode (any one input to
all outputs).
Note 14: t_SKD3, Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This specification applies to
devices at the same V_CC and within 5°C of each other within the operating temperature range.
Note 15: Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.
Note 16: Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted
algebraically.
Note 17: Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.
7
www.national.com