COP87L84RG Datasheet, PDF(12/40 Page) National Semiconductor (TI) – 8-Bit One-Time Programmable (OTP) Microcontroller with 32 Kbytes of Program Memory

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

COP87L84RG Datasheet, PDF (12/40 Pages) National Semiconductor (TI) – 8-Bit One-Time Programmable (OTP) Microcontroller with 32 Kbytes of Program Memory

◁

Timers (Continued)

The timer value gets copied over into the register when a

trigger event occurs on its corresponding pin Control bits

TxC3 TxC2 and TxC1 allow the trigger events to be speci-

fied either as a positive or a negative edge The trigger con-

dition for each input pin can be specified independently

The trigger conditions can also be programmed to generate

interrupts The occurrence of the specified trigger condition

on the TxA and TxB pins will be respectively latched into the

pending flags TxPNDA and TxPNDB The control flag

TxENA allows the interrupt on TxA to be either enabled or

disabled Setting the TxENA flag enables interrupts to be

generated when the selected trigger condition occurs on the

TxA pin Similarly the flag TxENB controls the interrupts

from the TxB pin

Underflows from the timer can also be programmed to gen-

erate interrupts Underflows are latched into the timer TxC0

pending flag (the TxC0 control bit serves as the timer under-

flow interrupt pending flag in the Input Capture mode) Con-

sequently the TxC0 control bit should be reset when enter-

ing the Input Capture mode The timer underflow interrupt is

enabled with the TxENA control flag When a TxA interrupt

occurs in the Input Capture mode the user must check both

the TxPNDA and TxC0 pending flags in order to determine

whether a TxA input capture or a timer underflow (or both)

caused the interrupt

Figure 10 shows a block diagram of the timer in Input Cap-

ture mode

TIMER CONTROL FLAGS

The timers T1 T2 and T3 have indentical control structures

The control bits and their functions are summarized below

TxC0

Timer Start Stop control in Modes 1 and 2

(Processor Independent PWM and External

Event Counter) where 1 e Start 0 e Stop

Timer Underflow Interrupt Pending Flag in

Mode 3 (Input Capture)

TxPNDA Timer Interrupt Pending Flag

TxPNDB Timer Interrupt Pending Flag

TxENA

TxENB

Timer Interrupt Enable Flag

1 e Timer Interrupt Enabled

0 e Timer Interrupt Disabled

TxC3

TxC2

TxC1

Timer mode control

FIGURE 10 Timer in Input Capture Mode

TL DD12872 â 10

http www national com

▷