DS16EV5110 Datasheet, PDF (10/16 Pages) –

EQUALIZER BOOST CONTROL
The data channel equalizers support eight programmable lev-
els of equalization boost. The state of the FEB pin determines
how the boost settings are controlled. If the FEB pin is held
high, then the equalizer boost setting is controlled by the
Boost Set pins (BST_[0:2]) in accordance with Table 2. If this
programming method is chosen, then the boost setting se-
lected on the Boost Set pins is applied to all three data
channels. When the FEB pin is held low, the equalizer boost
level is controlled through the SMBus. This programming
method is accessed via the appropriate SMBus registers (see
Table 1). Using this approach, equalizer boost settings can
be programmed for each channel individually. FEB is inter-
nally pulled high (default setting); therefore if left unconnect-
ed, the boost settings are controlled by the Boost Set pins
(BST_[0:2]). The range of boost settings provided enables the
DS16EV5110 to address a wide range of transmission line
path loss situations, enabling support for a variety of data
rates and formats.
TABLE 2. EQ Boost Control Table
Control Via
SMBus
BC_2, BC_1,
BC_0
(FEB = 0)
Control Via Pins
BST_2, BST_1,
BST_0
(FEB = 1)
EQ Boost Setting
at 825 MHz (dB)
000
000
9
001
001
14
010
010
18
011
011
21
100
100
24
101
101
26
110
110
28
111
111
30
DEVICE STATE AND ENABLE CONTROL
The DS16EV5110 has an Enable feature which provides the
ability to control device power consumption. This feature can
be controlled either via the Enable Pin (EN Pin) or via the
Enable Control Bit which is accessed through the SMBus port
(see Table 1 and Table 3). If Enable is activated, the data
channels and clock channel are placed in the ACTIVE state
and all device blocks function as described. The
DS16EV5110 can also be placed in STANDBY mode to save
power. In this mode only the control interface including the
SMBus port as well as the clock channel signal detection cir-
cuit remain active.
TABLE 3. Enable and Device State Control
Register 07[0] EN Pin Register 03[0] Device State
(SMBus) (CMOS) (EN Control)
(SMBus)
0
0
X
ACTIVE
0
1
X
STANDBY
1
X
0
STANDBY
1
X
1
ACTIVE
CLOCK CHANNEL
The clock channel incorporates a limiting amplifier, a DC off-
set correction, and a TMDS driver (Figure 3).
www.national.com
FIGURE 3. DS16EV5110 Clock Channel
10
20216238