SM5859AF Datasheet, PDF (7/33 Pages) Nippon Precision Circuits Inc – compression and non compression type antishock memory controller

SM5859AF
Microcontroller interface (YMCLK, YMDATA, YMLD, ZSENSE pins)
Parameter
Symbol
YMCLK LOW-level pulsewidth
YMCLK HIGH-level pulsewidth
YMDATA setup time
YMDATA hold time
YMLD LOW-level pulsewidth
YMLD setup time
YMLD hold time
Rise time
Fall time
ZSENSE output delay
Note. tCY is the system clock cycle time (59ns typ).
tMCWL
tMCWH
tMDS
tMDH
tMLWL
tMLS
tMLH
tr
tf
tPZS
Rating
Unit
Min
30 + 3tCY
30 + 3tCY
30 + tCY
30 + tCY
30 + 3tCY
30 + tCY
30 + tCY
Typ
Max
ns
ns
ns
ns
ns
ns
ns
100
ns
100
ns
100 + 3tCY ns
YMDATA
YMCLK
YMLD
ZSENSE
t MDS
t MDH
t MCWL
t MLS
t MCWH
t MLH
t MLWL
t PZS
0.5VDD
0.5VDD
0.5VDD
0.5VDD
YMCLK
YMDATA
YMLD
t_f
0.7 VDD
0.3 VDD
t_r
0.7 VDD
0.3 VDD
0.5VDD
Reset input (NRESET pin)
Parameter
Symbol
Rating
Unit
First HIGH-level after supply voltage rising edge
NRESET pulsewidth
Min
Typ
Max
tHNRST
0
tCY (Note)
tNRST
64
tCY (Note)
Note. tCY is the system clock (CLK) input (384fs) cycle time.
tCY = 59 ns, tNRST (min) = 3.8 µs when fs = 44.1 kHz
VDD
NRESET
t HNRST
t NRST
NIPPON PRECISION CIRCUITS-7