English
Language : 

SM5166AV Datasheet, PDF (4/11 Pages) Nippon Precision Circuits Inc – PLL Synthesizer IC
SM5166AV
Parameter
Symbol
Condition
Rating
Unit
min
typ
max
OPR, CLK, DATA, LE HIGH-level input
voltage
V IH
1.5
–
–
V
FIN LOW-level input current
XIN LOW-level input current
FIN HIGH-level input current
XIN HIGH-level input current
DO, DB LOW-level output current
DO, DB HIGH-level output current
Tristate output high-impedance leakage
current
DATA → CLK setup time
CLK → LE setup time
Hold time
IIL1
VIL = 0 V
IIL2
IIH1
VIH = VDD1
IIH2
IOL
Note 4.
IOH
Note 5.
IOZL
VOL = 0 V
IOZH
VOH = VDD2
tSU1
tSU2 See the timing diagrams.
tH
–
–
60
µA
–
–
10
µA
–
–
60
µA
–
–
10
µA
1.0
–
–
mA
1.0
–
–
mA
–
–
100
nA
–
–
100
nA
2
–
–
µs
2
–
–
µs
2
–
–
µs
1. VDD1 = 0.95 to 1.05 V, VDD2 = 2.7 to 3.3 V, fFIN = 90 MHz (300 mVp-p sine wave), fXIN = 14.4 MHz (300 mVp-p sine wave), OPR = HIGH, no output
load
2. VDD1 = 1.00 to 1.05 V, VDD2 = 2.7 to 3.3 V, fFIN = 100 MHz (300 mVp-p sine wave), fXIN = 14.4 MHz (300 mVp-p sine wave), OPR = HIGH, no output
load
3. VDD1 = 0 V, VDD2 = 2.7 to 3.3 V, OPR = LOW, no input/output load (i.e. CLK = DATA = LE = 0 V)
4. DO and DB outputs are derived from the VDD2 supply.VDD2 = 2.7 to 3.3 V, VOL = 0.4 V
5. DO and DB outputs are derived from the VDD2 supply.VDD2 = 2.7 to 3.3 V, VOH = VDD2 − 0.4V
DATA, CLK, and LE timing
VIH
DATA
tSU1
VIH
tH
CLK
VIH
tSU2
VIH
LE
NIPPON PRECISION CIRCUITS—4